Home
last modified time | relevance | path

Searched full:vs1 (Results 1 – 12 of 12) sorted by relevance

/arkcompiler/runtime_core/static_core/tests/cts-assembly/
Darrays-02.pa21 # - sig: starr vs1, vs2
Darrays-04.pa31 # - sig: fstarr.32 vs1, vs2
Darrays-03.pa31 # - sig: fstarr.64 vs1, vs2
Darrays-06.pa30 # - sig: starr vs1, vs2
/arkcompiler/runtime_core/tests/cts-assembly/
Darrays-02.pa21 # - sig: starr vs1, vs2
Darrays-04.pa31 # - sig: fstarr.32 vs1, vs2
Darrays-03.pa31 # - sig: fstarr.64 vs1, vs2
Darrays-06.pa30 # - sig: starr vs1, vs2
/arkcompiler/runtime_core/static_core/isa/
Disa.yaml1625 acc = (vs1 + vs2) % 2^32
1627 acc = (vs1 - vs2) % 2^32
1629 acc = (vs1 * vs2) % 2^32
1631 acc = vs1 & vs2
1633 acc = vs1 | vs2
1635 acc = vs1 ^ vs2
1637 acc = (vs1 << (vs2 & 0x1f)) % 2^32
1639 acc = vs1 >> (vs2 & 0x1f)
1641 acc = (vs1 < 0) ? ~(~vs1 >> vs2 & 0x1f) : vs1 >> vs2 & 0x1f
1761 if vs1 == INT32_MIN and vs2 == -1 then
[all …]
/arkcompiler/runtime_core/static_core/verification/absint/
Dabs_int_inl.h1785 uint16_t vs1 = inst_.GetVReg<FORMAT, 0x00>(); in HandleInitobj() local
1790 std::array<int, 4UL> regs {vs1, vs2, vs3, vs4}; in HandleInitobj()
1799 uint16_t vs1 = inst_.GetVReg<FORMAT, 0x00>(); in HandleInitobjShort() local
1802 std::array<int, 2UL> regs {vs1, vs2}; in HandleInitobjShort()
3137 uint16_t vs1 = inst_.GetVReg<FORMAT, 0x00>(); in HandleCallShort() local
3151 std::array<int, 2UL> regs {vs1, vs2}; in HandleCallShort()
3160 uint16_t vs1 = inst_.GetVReg<FORMAT, 0x00>(); in HandleCallAccShort() local
3182 regs = {ACC, vs1}; in HandleCallAccShort()
3184 regs = {vs1, ACC}; in HandleCallAccShort()
3203 uint16_t vs1 = inst_.GetVReg<FORMAT, 0x00>(); in HandleCall() local
[all …]
/arkcompiler/runtime_core/static_core/irtoc/scripts/
Dinterpreter.irt946 macro(:"handle_#{op.downcase}_v4_v4") do |vs1, vs2|
947 set_acc_primitive(send(op, vs1, vs2).i32).i32
1011 macro(:"handle_#{op.downcase}_v4_v4") do |vs1, vs2|
1016 set_acc_primitive(send(op, vs1, vs2).i32)
1202 macro(:"handle_starr_#{size}_v4_v4") do |vs1, vs2|
1203 If(vs1, 0).EQ.Unlikely {
1207 len_array := LoadI(vs1).Imm(Constants::ARRAY_LENGTH_OFFSET).i32
1213 Store(vs1, elem_offset, acc.i32).send(:"i#{size}")
1218 macro(:"handle_#{name}_v4_v4") do |vs1, vs2|
1219 If(vs1, 0).EQ.Unlikely {
[all …]
/arkcompiler/runtime_core/static_core/runtime/interpreter/
Dinterpreter-inl.h2976 uint16_t vs1 = this->GetInst().template GetVReg<FORMAT, 0>(); in HandleArrayStore() local
2980 << "store v" << vs1 << ", v" << vs2; in HandleArrayStore()
2982 … auto *array = static_cast<coretypes::Array *>(this->GetFrame()->GetVReg(vs1).GetReference()); in HandleArrayStore()
3597 uint16_t vs1 = this->GetInst().template GetVReg<FORMAT>(); in HandleBinaryOp2() local
3600 << "binop2 v" << vs1; in HandleBinaryOp2()
3602 OpT v2 = this->GetFrame()->GetVReg(vs1).template GetAs<OpT>(); in HandleBinaryOp2()
3642 uint16_t vs1 = this->GetInst().template GetVReg<FORMAT, 0>(); in HandleBinaryOp() local
3646 << "binop2 v" << vs1 << ", v" << vs2; in HandleBinaryOp()
3648 OpT v1 = this->GetFrame()->GetVReg(vs1).template GetAs<OpT>(); in HandleBinaryOp()
3663 uint16_t vs1 = this->GetInst().template GetVReg<FORMAT, 0>(); in HandleBinaryOpV() local
[all …]