Home
last modified time | relevance | path

Searched +full:zynq +full:- +full:ddrc +full:- +full:a05 (Results 1 – 9 of 9) sorted by relevance

/kernel/linux/linux-6.6/Documentation/devicetree/bindings/memory-controllers/
Dxlnx,zynq-ddrc-a05.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/memory-controllers/xlnx,zynq-ddrc-a05.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Zynq A05 DDR Memory Controller
10 - Krzysztof Kozlowski <krzk@kernel.org>
11 - Michal Simek <michal.simek@amd.com>
14 The Zynq DDR ECC controller has an optional ECC support in half-bus width
15 (16-bit) configuration. It is capable of correcting single bit ECC errors
20 const: xlnx,zynq-ddrc-a05
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/memory-controllers/
Dsynopsys.txt3 The ZynqMP DDR ECC controller has an optional ECC support in 64-bit and 32-bit
6 The Zynq DDR ECC controller has an optional ECC support in half-bus width
7 (16-bit) configuration.
13 - compatible: One of:
14 - 'xlnx,zynq-ddrc-a05' : Zynq DDR ECC controller
15 - 'xlnx,zynqmp-ddrc-2.40a' : ZynqMP DDR ECC controller
16 - reg: Should contain DDR controller registers location and length.
18 Required properties for "xlnx,zynqmp-ddrc-2.40a":
19 - interrupts: Property with a value describing the interrupt number.
22 memory-controller@f8006000 {
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-zynq/
Dpm.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Zynq power management
5 * Copyright (C) 2012 - 2014 Xilinx
26 * zynq_pm_ioremap() - Create IO mappings
50 * zynq_pm_late_init() - Power management init
58 ddrc_base = zynq_pm_ioremap("xlnx,zynq-ddrc-a05"); in zynq_pm_late_init()
60 pr_warn("%s: Unable to map DDRC IO memory.\n", __func__); in zynq_pm_late_init()
63 * Enable DDRC clock stop feature. The HW takes care of in zynq_pm_late_init()
/kernel/linux/linux-6.6/arch/arm/mach-zynq/
Dpm.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Zynq power management
5 * Copyright (C) 2012 - 2014 Xilinx
26 * zynq_pm_ioremap() - Create IO mappings
50 * zynq_pm_late_init() - Power management init
58 ddrc_base = zynq_pm_ioremap("xlnx,zynq-ddrc-a05"); in zynq_pm_late_init()
60 pr_warn("%s: Unable to map DDRC IO memory.\n", __func__); in zynq_pm_late_init()
63 * Enable DDRC clock stop feature. The HW takes care of in zynq_pm_late_init()
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dzynq-7000.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2011 - 2014 Xilinx
7 #address-cells = <1>;
8 #size-cells = <1>;
9 compatible = "xlnx,zynq-7000";
12 #address-cells = <1>;
13 #size-cells = <0>;
16 compatible = "arm,cortex-a9";
20 clock-latency = <1000>;
21 cpu0-supply = <&regulator_vccpint>;
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/xilinx/
Dzynq-7000.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2011 - 2014 Xilinx
7 #address-cells = <1>;
8 #size-cells = <1>;
9 compatible = "xlnx,zynq-7000";
12 #address-cells = <1>;
13 #size-cells = <0>;
16 compatible = "arm,cortex-a9";
20 clock-latency = <1000>;
21 cpu0-supply = <&regulator_vccpint>;
[all …]
/kernel/linux/linux-6.6/drivers/edac/
Dsynopsys_edac.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * Copyright (C) 2012 - 2014 Xilinx, Inc.
200 /* DDRC Software control register */
203 /* DDRC ECC CE & UE poison mask */
207 /* DDRC Device config masks */
268 * struct ecc_error_info - ECC error log information.
288 * struct synps_ecc_status - ECC status information to report.
302 * struct synps_edac_priv - DDR memory controller private instance data.
336 * struct synps_platform_data - synps platform data structure.
356 * zynq_get_error_info - Get the current ECC error info.
[all …]
/kernel/linux/linux-5.10/drivers/edac/
Dsynopsys_edac.c5 * Copyright (C) 2012 - 2014 Xilinx, Inc.
207 /* DDRC Software control register */
210 /* DDRC ECC CE & UE poison mask */
214 /* DDRC Device config masks */
275 * struct ecc_error_info - ECC error log information.
295 * struct synps_ecc_status - ECC status information to report.
309 * struct synps_edac_priv - DDR memory controller private instance data.
341 * struct synps_platform_data - synps platform data structure.
357 * zynq_get_error_info - Get the current ECC error info.
368 base = priv->baseaddr; in zynq_get_error_info()
[all …]
/kernel/linux/linux-6.6/
DMAINTAINERS5 ---------------------------------------------------
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree file,
29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst
46 N: [^a-z]tegra all files whose path contains tegra
64 ----------------
83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS)
85 L: linux-scsi@vger.kernel.org
88 F: drivers/scsi/3w-*
[all …]