• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 // File generated by `rustc_codegen_gcc/tools/generate_intrinsics.py`
2 // DO NOT EDIT IT!
3 match name {
4     // AMDGPU
5     "llvm.AMDGPU.div.fixup.f32" => "__builtin_amdgpu_div_fixup",
6     "llvm.AMDGPU.div.fixup.f64" => "__builtin_amdgpu_div_fixup",
7     "llvm.AMDGPU.div.fixup.v2f64" => "__builtin_amdgpu_div_fixup",
8     "llvm.AMDGPU.div.fixup.v4f32" => "__builtin_amdgpu_div_fixup",
9     "llvm.AMDGPU.div.fmas.f32" => "__builtin_amdgpu_div_fmas",
10     "llvm.AMDGPU.div.fmas.f64" => "__builtin_amdgpu_div_fmas",
11     "llvm.AMDGPU.div.fmas.v2f64" => "__builtin_amdgpu_div_fmas",
12     "llvm.AMDGPU.div.fmas.v4f32" => "__builtin_amdgpu_div_fmas",
13     "llvm.AMDGPU.ldexp.f32" => "__builtin_amdgpu_ldexp",
14     "llvm.AMDGPU.ldexp.f64" => "__builtin_amdgpu_ldexp",
15     "llvm.AMDGPU.ldexp.v2f64" => "__builtin_amdgpu_ldexp",
16     "llvm.AMDGPU.ldexp.v4f32" => "__builtin_amdgpu_ldexp",
17     "llvm.AMDGPU.rcp.f32" => "__builtin_amdgpu_rcp",
18     "llvm.AMDGPU.rcp.f64" => "__builtin_amdgpu_rcp",
19     "llvm.AMDGPU.rcp.v2f64" => "__builtin_amdgpu_rcp",
20     "llvm.AMDGPU.rcp.v4f32" => "__builtin_amdgpu_rcp",
21     "llvm.AMDGPU.rsq.clamped.f32" => "__builtin_amdgpu_rsq_clamped",
22     "llvm.AMDGPU.rsq.clamped.f64" => "__builtin_amdgpu_rsq_clamped",
23     "llvm.AMDGPU.rsq.clamped.v2f64" => "__builtin_amdgpu_rsq_clamped",
24     "llvm.AMDGPU.rsq.clamped.v4f32" => "__builtin_amdgpu_rsq_clamped",
25     "llvm.AMDGPU.rsq.f32" => "__builtin_amdgpu_rsq",
26     "llvm.AMDGPU.rsq.f64" => "__builtin_amdgpu_rsq",
27     "llvm.AMDGPU.rsq.v2f64" => "__builtin_amdgpu_rsq",
28     "llvm.AMDGPU.rsq.v4f32" => "__builtin_amdgpu_rsq",
29     "llvm.AMDGPU.trig.preop.f32" => "__builtin_amdgpu_trig_preop",
30     "llvm.AMDGPU.trig.preop.f64" => "__builtin_amdgpu_trig_preop",
31     "llvm.AMDGPU.trig.preop.v2f64" => "__builtin_amdgpu_trig_preop",
32     "llvm.AMDGPU.trig.preop.v4f32" => "__builtin_amdgpu_trig_preop",
33     // aarch64
34     "llvm.aarch64.dmb" => "__builtin_arm_dmb",
35     "llvm.aarch64.dsb" => "__builtin_arm_dsb",
36     "llvm.aarch64.isb" => "__builtin_arm_isb",
37     "llvm.aarch64.prefetch" => "__builtin_arm_prefetch",
38     "llvm.aarch64.sve.aesd" => "__builtin_sve_svaesd_u8",
39     "llvm.aarch64.sve.aese" => "__builtin_sve_svaese_u8",
40     "llvm.aarch64.sve.aesimc" => "__builtin_sve_svaesimc_u8",
41     "llvm.aarch64.sve.aesmc" => "__builtin_sve_svaesmc_u8",
42     "llvm.aarch64.sve.rax1" => "__builtin_sve_svrax1_u64",
43     "llvm.aarch64.sve.rdffr" => "__builtin_sve_svrdffr",
44     "llvm.aarch64.sve.rdffr.z" => "__builtin_sve_svrdffr_z",
45     "llvm.aarch64.sve.setffr" => "__builtin_sve_svsetffr",
46     "llvm.aarch64.sve.sm4e" => "__builtin_sve_svsm4e_u32",
47     "llvm.aarch64.sve.sm4ekey" => "__builtin_sve_svsm4ekey_u32",
48     "llvm.aarch64.sve.wrffr" => "__builtin_sve_svwrffr",
49     "llvm.aarch64.tcancel" => "__builtin_arm_tcancel",
50     "llvm.aarch64.tcommit" => "__builtin_arm_tcommit",
51     "llvm.aarch64.tstart" => "__builtin_arm_tstart",
52     "llvm.aarch64.ttest" => "__builtin_arm_ttest",
53     // amdgcn
54     "llvm.amdgcn.alignbyte" => "__builtin_amdgcn_alignbyte",
55     "llvm.amdgcn.buffer.wbinvl1" => "__builtin_amdgcn_buffer_wbinvl1",
56     "llvm.amdgcn.buffer.wbinvl1.sc" => "__builtin_amdgcn_buffer_wbinvl1_sc",
57     "llvm.amdgcn.buffer.wbinvl1.vol" => "__builtin_amdgcn_buffer_wbinvl1_vol",
58     "llvm.amdgcn.cubeid" => "__builtin_amdgcn_cubeid",
59     "llvm.amdgcn.cubema" => "__builtin_amdgcn_cubema",
60     "llvm.amdgcn.cubesc" => "__builtin_amdgcn_cubesc",
61     "llvm.amdgcn.cubetc" => "__builtin_amdgcn_cubetc",
62     "llvm.amdgcn.cvt.f32.bf8" => "__builtin_amdgcn_cvt_f32_bf8",
63     "llvm.amdgcn.cvt.f32.fp8" => "__builtin_amdgcn_cvt_f32_fp8",
64     "llvm.amdgcn.cvt.pk.bf8.f32" => "__builtin_amdgcn_cvt_pk_bf8_f32",
65     "llvm.amdgcn.cvt.pk.f32.bf8" => "__builtin_amdgcn_cvt_pk_f32_bf8",
66     "llvm.amdgcn.cvt.pk.f32.fp8" => "__builtin_amdgcn_cvt_pk_f32_fp8",
67     "llvm.amdgcn.cvt.pk.fp8.f32" => "__builtin_amdgcn_cvt_pk_fp8_f32",
68     "llvm.amdgcn.cvt.pk.i16" => "__builtin_amdgcn_cvt_pk_i16",
69     "llvm.amdgcn.cvt.pk.u16" => "__builtin_amdgcn_cvt_pk_u16",
70     "llvm.amdgcn.cvt.pk.u8.f32" => "__builtin_amdgcn_cvt_pk_u8_f32",
71     "llvm.amdgcn.cvt.pknorm.i16" => "__builtin_amdgcn_cvt_pknorm_i16",
72     "llvm.amdgcn.cvt.pknorm.u16" => "__builtin_amdgcn_cvt_pknorm_u16",
73     "llvm.amdgcn.cvt.pkrtz" => "__builtin_amdgcn_cvt_pkrtz",
74     "llvm.amdgcn.cvt.sr.bf8.f32" => "__builtin_amdgcn_cvt_sr_bf8_f32",
75     "llvm.amdgcn.cvt.sr.fp8.f32" => "__builtin_amdgcn_cvt_sr_fp8_f32",
76     "llvm.amdgcn.dispatch.id" => "__builtin_amdgcn_dispatch_id",
77     "llvm.amdgcn.ds.add.gs.reg.rtn" => "__builtin_amdgcn_ds_add_gs_reg_rtn",
78     "llvm.amdgcn.ds.bpermute" => "__builtin_amdgcn_ds_bpermute",
79     "llvm.amdgcn.ds.fadd.v2bf16" => "__builtin_amdgcn_ds_atomic_fadd_v2bf16",
80     "llvm.amdgcn.ds.gws.barrier" => "__builtin_amdgcn_ds_gws_barrier",
81     "llvm.amdgcn.ds.gws.init" => "__builtin_amdgcn_ds_gws_init",
82     "llvm.amdgcn.ds.gws.sema.br" => "__builtin_amdgcn_ds_gws_sema_br",
83     "llvm.amdgcn.ds.gws.sema.p" => "__builtin_amdgcn_ds_gws_sema_p",
84     "llvm.amdgcn.ds.gws.sema.release.all" => "__builtin_amdgcn_ds_gws_sema_release_all",
85     "llvm.amdgcn.ds.gws.sema.v" => "__builtin_amdgcn_ds_gws_sema_v",
86     "llvm.amdgcn.ds.permute" => "__builtin_amdgcn_ds_permute",
87     "llvm.amdgcn.ds.sub.gs.reg.rtn" => "__builtin_amdgcn_ds_sub_gs_reg_rtn",
88     "llvm.amdgcn.ds.swizzle" => "__builtin_amdgcn_ds_swizzle",
89     "llvm.amdgcn.endpgm" => "__builtin_amdgcn_endpgm",
90     "llvm.amdgcn.fdot2" => "__builtin_amdgcn_fdot2",
91     "llvm.amdgcn.fdot2.bf16.bf16" => "__builtin_amdgcn_fdot2_bf16_bf16",
92     "llvm.amdgcn.fdot2.f16.f16" => "__builtin_amdgcn_fdot2_f16_f16",
93     "llvm.amdgcn.fdot2.f32.bf16" => "__builtin_amdgcn_fdot2_f32_bf16",
94     "llvm.amdgcn.fmul.legacy" => "__builtin_amdgcn_fmul_legacy",
95     "llvm.amdgcn.groupstaticsize" => "__builtin_amdgcn_groupstaticsize",
96     "llvm.amdgcn.iglp.opt" => "__builtin_amdgcn_iglp_opt",
97     "llvm.amdgcn.implicit.buffer.ptr" => "__builtin_amdgcn_implicit_buffer_ptr",
98     "llvm.amdgcn.implicitarg.ptr" => "__builtin_amdgcn_implicitarg_ptr",
99     "llvm.amdgcn.interp.mov" => "__builtin_amdgcn_interp_mov",
100     "llvm.amdgcn.interp.p1" => "__builtin_amdgcn_interp_p1",
101     "llvm.amdgcn.interp.p1.f16" => "__builtin_amdgcn_interp_p1_f16",
102     "llvm.amdgcn.interp.p2" => "__builtin_amdgcn_interp_p2",
103     "llvm.amdgcn.interp.p2.f16" => "__builtin_amdgcn_interp_p2_f16",
104     "llvm.amdgcn.is.private" => "__builtin_amdgcn_is_private",
105     "llvm.amdgcn.is.shared" => "__builtin_amdgcn_is_shared",
106     "llvm.amdgcn.kernarg.segment.ptr" => "__builtin_amdgcn_kernarg_segment_ptr",
107     "llvm.amdgcn.lerp" => "__builtin_amdgcn_lerp",
108     "llvm.amdgcn.mbcnt.hi" => "__builtin_amdgcn_mbcnt_hi",
109     "llvm.amdgcn.mbcnt.lo" => "__builtin_amdgcn_mbcnt_lo",
110     "llvm.amdgcn.mfma.f32.16x16x16bf16.1k" => "__builtin_amdgcn_mfma_f32_16x16x16bf16_1k",
111     "llvm.amdgcn.mfma.f32.16x16x16f16" => "__builtin_amdgcn_mfma_f32_16x16x16f16",
112     "llvm.amdgcn.mfma.f32.16x16x1f32" => "__builtin_amdgcn_mfma_f32_16x16x1f32",
113     "llvm.amdgcn.mfma.f32.16x16x2bf16" => "__builtin_amdgcn_mfma_f32_16x16x2bf16",
114     "llvm.amdgcn.mfma.f32.16x16x32.bf8.bf8" => "__builtin_amdgcn_mfma_f32_16x16x32_bf8_bf8",
115     "llvm.amdgcn.mfma.f32.16x16x32.bf8.fp8" => "__builtin_amdgcn_mfma_f32_16x16x32_bf8_fp8",
116     "llvm.amdgcn.mfma.f32.16x16x32.fp8.bf8" => "__builtin_amdgcn_mfma_f32_16x16x32_fp8_bf8",
117     "llvm.amdgcn.mfma.f32.16x16x32.fp8.fp8" => "__builtin_amdgcn_mfma_f32_16x16x32_fp8_fp8",
118     "llvm.amdgcn.mfma.f32.16x16x4bf16.1k" => "__builtin_amdgcn_mfma_f32_16x16x4bf16_1k",
119     "llvm.amdgcn.mfma.f32.16x16x4f16" => "__builtin_amdgcn_mfma_f32_16x16x4f16",
120     "llvm.amdgcn.mfma.f32.16x16x4f32" => "__builtin_amdgcn_mfma_f32_16x16x4f32",
121     "llvm.amdgcn.mfma.f32.16x16x8.xf32" => "__builtin_amdgcn_mfma_f32_16x16x8_xf32",
122     "llvm.amdgcn.mfma.f32.16x16x8bf16" => "__builtin_amdgcn_mfma_f32_16x16x8bf16",
123     "llvm.amdgcn.mfma.f32.32x32x16.bf8.bf8" => "__builtin_amdgcn_mfma_f32_32x32x16_bf8_bf8",
124     "llvm.amdgcn.mfma.f32.32x32x16.bf8.fp8" => "__builtin_amdgcn_mfma_f32_32x32x16_bf8_fp8",
125     "llvm.amdgcn.mfma.f32.32x32x16.fp8.bf8" => "__builtin_amdgcn_mfma_f32_32x32x16_fp8_bf8",
126     "llvm.amdgcn.mfma.f32.32x32x16.fp8.fp8" => "__builtin_amdgcn_mfma_f32_32x32x16_fp8_fp8",
127     "llvm.amdgcn.mfma.f32.32x32x1f32" => "__builtin_amdgcn_mfma_f32_32x32x1f32",
128     "llvm.amdgcn.mfma.f32.32x32x2bf16" => "__builtin_amdgcn_mfma_f32_32x32x2bf16",
129     "llvm.amdgcn.mfma.f32.32x32x2f32" => "__builtin_amdgcn_mfma_f32_32x32x2f32",
130     "llvm.amdgcn.mfma.f32.32x32x4.xf32" => "__builtin_amdgcn_mfma_f32_32x32x4_xf32",
131     "llvm.amdgcn.mfma.f32.32x32x4bf16" => "__builtin_amdgcn_mfma_f32_32x32x4bf16",
132     "llvm.amdgcn.mfma.f32.32x32x4bf16.1k" => "__builtin_amdgcn_mfma_f32_32x32x4bf16_1k",
133     "llvm.amdgcn.mfma.f32.32x32x4f16" => "__builtin_amdgcn_mfma_f32_32x32x4f16",
134     "llvm.amdgcn.mfma.f32.32x32x8bf16.1k" => "__builtin_amdgcn_mfma_f32_32x32x8bf16_1k",
135     "llvm.amdgcn.mfma.f32.32x32x8f16" => "__builtin_amdgcn_mfma_f32_32x32x8f16",
136     "llvm.amdgcn.mfma.f32.4x4x1f32" => "__builtin_amdgcn_mfma_f32_4x4x1f32",
137     "llvm.amdgcn.mfma.f32.4x4x2bf16" => "__builtin_amdgcn_mfma_f32_4x4x2bf16",
138     "llvm.amdgcn.mfma.f32.4x4x4bf16.1k" => "__builtin_amdgcn_mfma_f32_4x4x4bf16_1k",
139     "llvm.amdgcn.mfma.f32.4x4x4f16" => "__builtin_amdgcn_mfma_f32_4x4x4f16",
140     "llvm.amdgcn.mfma.f64.16x16x4f64" => "__builtin_amdgcn_mfma_f64_16x16x4f64",
141     "llvm.amdgcn.mfma.f64.4x4x4f64" => "__builtin_amdgcn_mfma_f64_4x4x4f64",
142     "llvm.amdgcn.mfma.i32.16x16x16i8" => "__builtin_amdgcn_mfma_i32_16x16x16i8",
143     "llvm.amdgcn.mfma.i32.16x16x32.i8" => "__builtin_amdgcn_mfma_i32_16x16x32_i8",
144     "llvm.amdgcn.mfma.i32.16x16x4i8" => "__builtin_amdgcn_mfma_i32_16x16x4i8",
145     "llvm.amdgcn.mfma.i32.32x32x16.i8" => "__builtin_amdgcn_mfma_i32_32x32x16_i8",
146     "llvm.amdgcn.mfma.i32.32x32x4i8" => "__builtin_amdgcn_mfma_i32_32x32x4i8",
147     "llvm.amdgcn.mfma.i32.32x32x8i8" => "__builtin_amdgcn_mfma_i32_32x32x8i8",
148     "llvm.amdgcn.mfma.i32.4x4x4i8" => "__builtin_amdgcn_mfma_i32_4x4x4i8",
149     "llvm.amdgcn.mqsad.pk.u16.u8" => "__builtin_amdgcn_mqsad_pk_u16_u8",
150     "llvm.amdgcn.mqsad.u32.u8" => "__builtin_amdgcn_mqsad_u32_u8",
151     "llvm.amdgcn.msad.u8" => "__builtin_amdgcn_msad_u8",
152     "llvm.amdgcn.perm" => "__builtin_amdgcn_perm",
153     "llvm.amdgcn.permlane16" => "__builtin_amdgcn_permlane16",
154     "llvm.amdgcn.permlane64" => "__builtin_amdgcn_permlane64",
155     "llvm.amdgcn.permlanex16" => "__builtin_amdgcn_permlanex16",
156     "llvm.amdgcn.qsad.pk.u16.u8" => "__builtin_amdgcn_qsad_pk_u16_u8",
157     "llvm.amdgcn.queue.ptr" => "__builtin_amdgcn_queue_ptr",
158     "llvm.amdgcn.rcp.legacy" => "__builtin_amdgcn_rcp_legacy",
159     "llvm.amdgcn.readfirstlane" => "__builtin_amdgcn_readfirstlane",
160     "llvm.amdgcn.readlane" => "__builtin_amdgcn_readlane",
161     "llvm.amdgcn.rsq.legacy" => "__builtin_amdgcn_rsq_legacy",
162     "llvm.amdgcn.s.barrier" => "__builtin_amdgcn_s_barrier",
163     "llvm.amdgcn.s.dcache.inv" => "__builtin_amdgcn_s_dcache_inv",
164     "llvm.amdgcn.s.dcache.inv.vol" => "__builtin_amdgcn_s_dcache_inv_vol",
165     "llvm.amdgcn.s.dcache.wb" => "__builtin_amdgcn_s_dcache_wb",
166     "llvm.amdgcn.s.dcache.wb.vol" => "__builtin_amdgcn_s_dcache_wb_vol",
167     "llvm.amdgcn.s.decperflevel" => "__builtin_amdgcn_s_decperflevel",
168     "llvm.amdgcn.s.get.waveid.in.workgroup" => "__builtin_amdgcn_s_get_waveid_in_workgroup",
169     "llvm.amdgcn.s.getpc" => "__builtin_amdgcn_s_getpc",
170     "llvm.amdgcn.s.getreg" => "__builtin_amdgcn_s_getreg",
171     "llvm.amdgcn.s.incperflevel" => "__builtin_amdgcn_s_incperflevel",
172     "llvm.amdgcn.s.memrealtime" => "__builtin_amdgcn_s_memrealtime",
173     "llvm.amdgcn.s.memtime" => "__builtin_amdgcn_s_memtime",
174     "llvm.amdgcn.s.sendmsg" => "__builtin_amdgcn_s_sendmsg",
175     "llvm.amdgcn.s.sendmsghalt" => "__builtin_amdgcn_s_sendmsghalt",
176     "llvm.amdgcn.s.setprio" => "__builtin_amdgcn_s_setprio",
177     "llvm.amdgcn.s.setreg" => "__builtin_amdgcn_s_setreg",
178     "llvm.amdgcn.s.sleep" => "__builtin_amdgcn_s_sleep",
179     "llvm.amdgcn.s.wait.event.export.ready" => "__builtin_amdgcn_s_wait_event_export_ready",
180     "llvm.amdgcn.s.waitcnt" => "__builtin_amdgcn_s_waitcnt",
181     "llvm.amdgcn.sad.hi.u8" => "__builtin_amdgcn_sad_hi_u8",
182     "llvm.amdgcn.sad.u16" => "__builtin_amdgcn_sad_u16",
183     "llvm.amdgcn.sad.u8" => "__builtin_amdgcn_sad_u8",
184     "llvm.amdgcn.sched.barrier" => "__builtin_amdgcn_sched_barrier",
185     "llvm.amdgcn.sched.group.barrier" => "__builtin_amdgcn_sched_group_barrier",
186     "llvm.amdgcn.sdot2" => "__builtin_amdgcn_sdot2",
187     "llvm.amdgcn.sdot4" => "__builtin_amdgcn_sdot4",
188     "llvm.amdgcn.sdot8" => "__builtin_amdgcn_sdot8",
189     "llvm.amdgcn.smfmac.f32.16x16x32.bf16" => "__builtin_amdgcn_smfmac_f32_16x16x32_bf16",
190     "llvm.amdgcn.smfmac.f32.16x16x32.f16" => "__builtin_amdgcn_smfmac_f32_16x16x32_f16",
191     "llvm.amdgcn.smfmac.f32.16x16x64.bf8.bf8" => "__builtin_amdgcn_smfmac_f32_16x16x64_bf8_bf8",
192     "llvm.amdgcn.smfmac.f32.16x16x64.bf8.fp8" => "__builtin_amdgcn_smfmac_f32_16x16x64_bf8_fp8",
193     "llvm.amdgcn.smfmac.f32.16x16x64.fp8.bf8" => "__builtin_amdgcn_smfmac_f32_16x16x64_fp8_bf8",
194     "llvm.amdgcn.smfmac.f32.16x16x64.fp8.fp8" => "__builtin_amdgcn_smfmac_f32_16x16x64_fp8_fp8",
195     "llvm.amdgcn.smfmac.f32.32x32x16.bf16" => "__builtin_amdgcn_smfmac_f32_32x32x16_bf16",
196     "llvm.amdgcn.smfmac.f32.32x32x16.f16" => "__builtin_amdgcn_smfmac_f32_32x32x16_f16",
197     "llvm.amdgcn.smfmac.f32.32x32x32.bf8.bf8" => "__builtin_amdgcn_smfmac_f32_32x32x32_bf8_bf8",
198     "llvm.amdgcn.smfmac.f32.32x32x32.bf8.fp8" => "__builtin_amdgcn_smfmac_f32_32x32x32_bf8_fp8",
199     "llvm.amdgcn.smfmac.f32.32x32x32.fp8.bf8" => "__builtin_amdgcn_smfmac_f32_32x32x32_fp8_bf8",
200     "llvm.amdgcn.smfmac.f32.32x32x32.fp8.fp8" => "__builtin_amdgcn_smfmac_f32_32x32x32_fp8_fp8",
201     "llvm.amdgcn.smfmac.i32.16x16x64.i8" => "__builtin_amdgcn_smfmac_i32_16x16x64_i8",
202     "llvm.amdgcn.smfmac.i32.32x32x32.i8" => "__builtin_amdgcn_smfmac_i32_32x32x32_i8",
203     "llvm.amdgcn.sudot4" => "__builtin_amdgcn_sudot4",
204     "llvm.amdgcn.sudot8" => "__builtin_amdgcn_sudot8",
205     "llvm.amdgcn.udot2" => "__builtin_amdgcn_udot2",
206     "llvm.amdgcn.udot4" => "__builtin_amdgcn_udot4",
207     "llvm.amdgcn.udot8" => "__builtin_amdgcn_udot8",
208     "llvm.amdgcn.wave.barrier" => "__builtin_amdgcn_wave_barrier",
209     "llvm.amdgcn.wavefrontsize" => "__builtin_amdgcn_wavefrontsize",
210     "llvm.amdgcn.workgroup.id.x" => "__builtin_amdgcn_workgroup_id_x",
211     "llvm.amdgcn.workgroup.id.y" => "__builtin_amdgcn_workgroup_id_y",
212     "llvm.amdgcn.workgroup.id.z" => "__builtin_amdgcn_workgroup_id_z",
213     "llvm.amdgcn.writelane" => "__builtin_amdgcn_writelane",
214     // arm
215     "llvm.arm.cdp" => "__builtin_arm_cdp",
216     "llvm.arm.cdp2" => "__builtin_arm_cdp2",
217     "llvm.arm.cmse.tt" => "__builtin_arm_cmse_TT",
218     "llvm.arm.cmse.tta" => "__builtin_arm_cmse_TTA",
219     "llvm.arm.cmse.ttat" => "__builtin_arm_cmse_TTAT",
220     "llvm.arm.cmse.ttt" => "__builtin_arm_cmse_TTT",
221     "llvm.arm.dmb" => "__builtin_arm_dmb",
222     "llvm.arm.dsb" => "__builtin_arm_dsb",
223     "llvm.arm.get.fpscr" => "__builtin_arm_get_fpscr",
224     "llvm.arm.isb" => "__builtin_arm_isb",
225     "llvm.arm.ldc" => "__builtin_arm_ldc",
226     "llvm.arm.ldc2" => "__builtin_arm_ldc2",
227     "llvm.arm.ldc2l" => "__builtin_arm_ldc2l",
228     "llvm.arm.ldcl" => "__builtin_arm_ldcl",
229     "llvm.arm.mcr" => "__builtin_arm_mcr",
230     "llvm.arm.mcr2" => "__builtin_arm_mcr2",
231     "llvm.arm.mcrr" => "__builtin_arm_mcrr",
232     "llvm.arm.mcrr2" => "__builtin_arm_mcrr2",
233     "llvm.arm.mrc" => "__builtin_arm_mrc",
234     "llvm.arm.mrc2" => "__builtin_arm_mrc2",
235     "llvm.arm.qadd" => "__builtin_arm_qadd",
236     "llvm.arm.qadd16" => "__builtin_arm_qadd16",
237     "llvm.arm.qadd8" => "__builtin_arm_qadd8",
238     "llvm.arm.qasx" => "__builtin_arm_qasx",
239     "llvm.arm.qsax" => "__builtin_arm_qsax",
240     "llvm.arm.qsub" => "__builtin_arm_qsub",
241     "llvm.arm.qsub16" => "__builtin_arm_qsub16",
242     "llvm.arm.qsub8" => "__builtin_arm_qsub8",
243     "llvm.arm.sadd16" => "__builtin_arm_sadd16",
244     "llvm.arm.sadd8" => "__builtin_arm_sadd8",
245     "llvm.arm.sasx" => "__builtin_arm_sasx",
246     "llvm.arm.sel" => "__builtin_arm_sel",
247     "llvm.arm.set.fpscr" => "__builtin_arm_set_fpscr",
248     "llvm.arm.shadd16" => "__builtin_arm_shadd16",
249     "llvm.arm.shadd8" => "__builtin_arm_shadd8",
250     "llvm.arm.shasx" => "__builtin_arm_shasx",
251     "llvm.arm.shsax" => "__builtin_arm_shsax",
252     "llvm.arm.shsub16" => "__builtin_arm_shsub16",
253     "llvm.arm.shsub8" => "__builtin_arm_shsub8",
254     "llvm.arm.smlabb" => "__builtin_arm_smlabb",
255     "llvm.arm.smlabt" => "__builtin_arm_smlabt",
256     "llvm.arm.smlad" => "__builtin_arm_smlad",
257     "llvm.arm.smladx" => "__builtin_arm_smladx",
258     "llvm.arm.smlald" => "__builtin_arm_smlald",
259     "llvm.arm.smlaldx" => "__builtin_arm_smlaldx",
260     "llvm.arm.smlatb" => "__builtin_arm_smlatb",
261     "llvm.arm.smlatt" => "__builtin_arm_smlatt",
262     "llvm.arm.smlawb" => "__builtin_arm_smlawb",
263     "llvm.arm.smlawt" => "__builtin_arm_smlawt",
264     "llvm.arm.smlsd" => "__builtin_arm_smlsd",
265     "llvm.arm.smlsdx" => "__builtin_arm_smlsdx",
266     "llvm.arm.smlsld" => "__builtin_arm_smlsld",
267     "llvm.arm.smlsldx" => "__builtin_arm_smlsldx",
268     "llvm.arm.smuad" => "__builtin_arm_smuad",
269     "llvm.arm.smuadx" => "__builtin_arm_smuadx",
270     "llvm.arm.smulbb" => "__builtin_arm_smulbb",
271     "llvm.arm.smulbt" => "__builtin_arm_smulbt",
272     "llvm.arm.smultb" => "__builtin_arm_smultb",
273     "llvm.arm.smultt" => "__builtin_arm_smultt",
274     "llvm.arm.smulwb" => "__builtin_arm_smulwb",
275     "llvm.arm.smulwt" => "__builtin_arm_smulwt",
276     "llvm.arm.smusd" => "__builtin_arm_smusd",
277     "llvm.arm.smusdx" => "__builtin_arm_smusdx",
278     "llvm.arm.ssat" => "__builtin_arm_ssat",
279     "llvm.arm.ssat16" => "__builtin_arm_ssat16",
280     "llvm.arm.ssax" => "__builtin_arm_ssax",
281     "llvm.arm.ssub16" => "__builtin_arm_ssub16",
282     "llvm.arm.ssub8" => "__builtin_arm_ssub8",
283     "llvm.arm.stc" => "__builtin_arm_stc",
284     "llvm.arm.stc2" => "__builtin_arm_stc2",
285     "llvm.arm.stc2l" => "__builtin_arm_stc2l",
286     "llvm.arm.stcl" => "__builtin_arm_stcl",
287     "llvm.arm.sxtab16" => "__builtin_arm_sxtab16",
288     "llvm.arm.sxtb16" => "__builtin_arm_sxtb16",
289     "llvm.arm.thread.pointer" => "__builtin_thread_pointer",
290     "llvm.arm.uadd16" => "__builtin_arm_uadd16",
291     "llvm.arm.uadd8" => "__builtin_arm_uadd8",
292     "llvm.arm.uasx" => "__builtin_arm_uasx",
293     "llvm.arm.uhadd16" => "__builtin_arm_uhadd16",
294     "llvm.arm.uhadd8" => "__builtin_arm_uhadd8",
295     "llvm.arm.uhasx" => "__builtin_arm_uhasx",
296     "llvm.arm.uhsax" => "__builtin_arm_uhsax",
297     "llvm.arm.uhsub16" => "__builtin_arm_uhsub16",
298     "llvm.arm.uhsub8" => "__builtin_arm_uhsub8",
299     "llvm.arm.uqadd16" => "__builtin_arm_uqadd16",
300     "llvm.arm.uqadd8" => "__builtin_arm_uqadd8",
301     "llvm.arm.uqasx" => "__builtin_arm_uqasx",
302     "llvm.arm.uqsax" => "__builtin_arm_uqsax",
303     "llvm.arm.uqsub16" => "__builtin_arm_uqsub16",
304     "llvm.arm.uqsub8" => "__builtin_arm_uqsub8",
305     "llvm.arm.usad8" => "__builtin_arm_usad8",
306     "llvm.arm.usada8" => "__builtin_arm_usada8",
307     "llvm.arm.usat" => "__builtin_arm_usat",
308     "llvm.arm.usat16" => "__builtin_arm_usat16",
309     "llvm.arm.usax" => "__builtin_arm_usax",
310     "llvm.arm.usub16" => "__builtin_arm_usub16",
311     "llvm.arm.usub8" => "__builtin_arm_usub8",
312     "llvm.arm.uxtab16" => "__builtin_arm_uxtab16",
313     "llvm.arm.uxtb16" => "__builtin_arm_uxtb16",
314     // bpf
315     "llvm.bpf.btf.type.id" => "__builtin_bpf_btf_type_id",
316     "llvm.bpf.compare" => "__builtin_bpf_compare",
317     "llvm.bpf.load.byte" => "__builtin_bpf_load_byte",
318     "llvm.bpf.load.half" => "__builtin_bpf_load_half",
319     "llvm.bpf.load.word" => "__builtin_bpf_load_word",
320     "llvm.bpf.passthrough" => "__builtin_bpf_passthrough",
321     "llvm.bpf.preserve.enum.value" => "__builtin_bpf_preserve_enum_value",
322     "llvm.bpf.preserve.field.info" => "__builtin_bpf_preserve_field_info",
323     "llvm.bpf.preserve.type.info" => "__builtin_bpf_preserve_type_info",
324     "llvm.bpf.pseudo" => "__builtin_bpf_pseudo",
325     // cuda
326     "llvm.cuda.syncthreads" => "__syncthreads",
327     // dx
328     "llvm.dx.create.handle" => "__builtin_hlsl_create_handle",
329     // hexagon
330     "llvm.hexagon.A2.abs" => "__builtin_HEXAGON_A2_abs",
331     "llvm.hexagon.A2.absp" => "__builtin_HEXAGON_A2_absp",
332     "llvm.hexagon.A2.abssat" => "__builtin_HEXAGON_A2_abssat",
333     "llvm.hexagon.A2.add" => "__builtin_HEXAGON_A2_add",
334     "llvm.hexagon.A2.addh.h16.hh" => "__builtin_HEXAGON_A2_addh_h16_hh",
335     "llvm.hexagon.A2.addh.h16.hl" => "__builtin_HEXAGON_A2_addh_h16_hl",
336     "llvm.hexagon.A2.addh.h16.lh" => "__builtin_HEXAGON_A2_addh_h16_lh",
337     "llvm.hexagon.A2.addh.h16.ll" => "__builtin_HEXAGON_A2_addh_h16_ll",
338     "llvm.hexagon.A2.addh.h16.sat.hh" => "__builtin_HEXAGON_A2_addh_h16_sat_hh",
339     "llvm.hexagon.A2.addh.h16.sat.hl" => "__builtin_HEXAGON_A2_addh_h16_sat_hl",
340     "llvm.hexagon.A2.addh.h16.sat.lh" => "__builtin_HEXAGON_A2_addh_h16_sat_lh",
341     "llvm.hexagon.A2.addh.h16.sat.ll" => "__builtin_HEXAGON_A2_addh_h16_sat_ll",
342     "llvm.hexagon.A2.addh.l16.hl" => "__builtin_HEXAGON_A2_addh_l16_hl",
343     "llvm.hexagon.A2.addh.l16.ll" => "__builtin_HEXAGON_A2_addh_l16_ll",
344     "llvm.hexagon.A2.addh.l16.sat.hl" => "__builtin_HEXAGON_A2_addh_l16_sat_hl",
345     "llvm.hexagon.A2.addh.l16.sat.ll" => "__builtin_HEXAGON_A2_addh_l16_sat_ll",
346     "llvm.hexagon.A2.addi" => "__builtin_HEXAGON_A2_addi",
347     "llvm.hexagon.A2.addp" => "__builtin_HEXAGON_A2_addp",
348     "llvm.hexagon.A2.addpsat" => "__builtin_HEXAGON_A2_addpsat",
349     "llvm.hexagon.A2.addsat" => "__builtin_HEXAGON_A2_addsat",
350     "llvm.hexagon.A2.addsp" => "__builtin_HEXAGON_A2_addsp",
351     "llvm.hexagon.A2.and" => "__builtin_HEXAGON_A2_and",
352     "llvm.hexagon.A2.andir" => "__builtin_HEXAGON_A2_andir",
353     "llvm.hexagon.A2.andp" => "__builtin_HEXAGON_A2_andp",
354     "llvm.hexagon.A2.aslh" => "__builtin_HEXAGON_A2_aslh",
355     "llvm.hexagon.A2.asrh" => "__builtin_HEXAGON_A2_asrh",
356     "llvm.hexagon.A2.combine.hh" => "__builtin_HEXAGON_A2_combine_hh",
357     "llvm.hexagon.A2.combine.hl" => "__builtin_HEXAGON_A2_combine_hl",
358     "llvm.hexagon.A2.combine.lh" => "__builtin_HEXAGON_A2_combine_lh",
359     "llvm.hexagon.A2.combine.ll" => "__builtin_HEXAGON_A2_combine_ll",
360     "llvm.hexagon.A2.combineii" => "__builtin_HEXAGON_A2_combineii",
361     "llvm.hexagon.A2.combinew" => "__builtin_HEXAGON_A2_combinew",
362     "llvm.hexagon.A2.max" => "__builtin_HEXAGON_A2_max",
363     "llvm.hexagon.A2.maxp" => "__builtin_HEXAGON_A2_maxp",
364     "llvm.hexagon.A2.maxu" => "__builtin_HEXAGON_A2_maxu",
365     "llvm.hexagon.A2.maxup" => "__builtin_HEXAGON_A2_maxup",
366     "llvm.hexagon.A2.min" => "__builtin_HEXAGON_A2_min",
367     "llvm.hexagon.A2.minp" => "__builtin_HEXAGON_A2_minp",
368     "llvm.hexagon.A2.minu" => "__builtin_HEXAGON_A2_minu",
369     "llvm.hexagon.A2.minup" => "__builtin_HEXAGON_A2_minup",
370     "llvm.hexagon.A2.neg" => "__builtin_HEXAGON_A2_neg",
371     "llvm.hexagon.A2.negp" => "__builtin_HEXAGON_A2_negp",
372     "llvm.hexagon.A2.negsat" => "__builtin_HEXAGON_A2_negsat",
373     "llvm.hexagon.A2.not" => "__builtin_HEXAGON_A2_not",
374     "llvm.hexagon.A2.notp" => "__builtin_HEXAGON_A2_notp",
375     "llvm.hexagon.A2.or" => "__builtin_HEXAGON_A2_or",
376     "llvm.hexagon.A2.orir" => "__builtin_HEXAGON_A2_orir",
377     "llvm.hexagon.A2.orp" => "__builtin_HEXAGON_A2_orp",
378     "llvm.hexagon.A2.roundsat" => "__builtin_HEXAGON_A2_roundsat",
379     "llvm.hexagon.A2.sat" => "__builtin_HEXAGON_A2_sat",
380     "llvm.hexagon.A2.satb" => "__builtin_HEXAGON_A2_satb",
381     "llvm.hexagon.A2.sath" => "__builtin_HEXAGON_A2_sath",
382     "llvm.hexagon.A2.satub" => "__builtin_HEXAGON_A2_satub",
383     "llvm.hexagon.A2.satuh" => "__builtin_HEXAGON_A2_satuh",
384     "llvm.hexagon.A2.sub" => "__builtin_HEXAGON_A2_sub",
385     "llvm.hexagon.A2.subh.h16.hh" => "__builtin_HEXAGON_A2_subh_h16_hh",
386     "llvm.hexagon.A2.subh.h16.hl" => "__builtin_HEXAGON_A2_subh_h16_hl",
387     "llvm.hexagon.A2.subh.h16.lh" => "__builtin_HEXAGON_A2_subh_h16_lh",
388     "llvm.hexagon.A2.subh.h16.ll" => "__builtin_HEXAGON_A2_subh_h16_ll",
389     "llvm.hexagon.A2.subh.h16.sat.hh" => "__builtin_HEXAGON_A2_subh_h16_sat_hh",
390     "llvm.hexagon.A2.subh.h16.sat.hl" => "__builtin_HEXAGON_A2_subh_h16_sat_hl",
391     "llvm.hexagon.A2.subh.h16.sat.lh" => "__builtin_HEXAGON_A2_subh_h16_sat_lh",
392     "llvm.hexagon.A2.subh.h16.sat.ll" => "__builtin_HEXAGON_A2_subh_h16_sat_ll",
393     "llvm.hexagon.A2.subh.l16.hl" => "__builtin_HEXAGON_A2_subh_l16_hl",
394     "llvm.hexagon.A2.subh.l16.ll" => "__builtin_HEXAGON_A2_subh_l16_ll",
395     "llvm.hexagon.A2.subh.l16.sat.hl" => "__builtin_HEXAGON_A2_subh_l16_sat_hl",
396     "llvm.hexagon.A2.subh.l16.sat.ll" => "__builtin_HEXAGON_A2_subh_l16_sat_ll",
397     "llvm.hexagon.A2.subp" => "__builtin_HEXAGON_A2_subp",
398     "llvm.hexagon.A2.subri" => "__builtin_HEXAGON_A2_subri",
399     "llvm.hexagon.A2.subsat" => "__builtin_HEXAGON_A2_subsat",
400     "llvm.hexagon.A2.svaddh" => "__builtin_HEXAGON_A2_svaddh",
401     "llvm.hexagon.A2.svaddhs" => "__builtin_HEXAGON_A2_svaddhs",
402     "llvm.hexagon.A2.svadduhs" => "__builtin_HEXAGON_A2_svadduhs",
403     "llvm.hexagon.A2.svavgh" => "__builtin_HEXAGON_A2_svavgh",
404     "llvm.hexagon.A2.svavghs" => "__builtin_HEXAGON_A2_svavghs",
405     "llvm.hexagon.A2.svnavgh" => "__builtin_HEXAGON_A2_svnavgh",
406     "llvm.hexagon.A2.svsubh" => "__builtin_HEXAGON_A2_svsubh",
407     "llvm.hexagon.A2.svsubhs" => "__builtin_HEXAGON_A2_svsubhs",
408     "llvm.hexagon.A2.svsubuhs" => "__builtin_HEXAGON_A2_svsubuhs",
409     "llvm.hexagon.A2.swiz" => "__builtin_HEXAGON_A2_swiz",
410     "llvm.hexagon.A2.sxtb" => "__builtin_HEXAGON_A2_sxtb",
411     "llvm.hexagon.A2.sxth" => "__builtin_HEXAGON_A2_sxth",
412     "llvm.hexagon.A2.sxtw" => "__builtin_HEXAGON_A2_sxtw",
413     "llvm.hexagon.A2.tfr" => "__builtin_HEXAGON_A2_tfr",
414     "llvm.hexagon.A2.tfrih" => "__builtin_HEXAGON_A2_tfrih",
415     "llvm.hexagon.A2.tfril" => "__builtin_HEXAGON_A2_tfril",
416     "llvm.hexagon.A2.tfrp" => "__builtin_HEXAGON_A2_tfrp",
417     "llvm.hexagon.A2.tfrpi" => "__builtin_HEXAGON_A2_tfrpi",
418     "llvm.hexagon.A2.tfrsi" => "__builtin_HEXAGON_A2_tfrsi",
419     "llvm.hexagon.A2.vabsh" => "__builtin_HEXAGON_A2_vabsh",
420     "llvm.hexagon.A2.vabshsat" => "__builtin_HEXAGON_A2_vabshsat",
421     "llvm.hexagon.A2.vabsw" => "__builtin_HEXAGON_A2_vabsw",
422     "llvm.hexagon.A2.vabswsat" => "__builtin_HEXAGON_A2_vabswsat",
423     "llvm.hexagon.A2.vaddb.map" => "__builtin_HEXAGON_A2_vaddb_map",
424     "llvm.hexagon.A2.vaddh" => "__builtin_HEXAGON_A2_vaddh",
425     "llvm.hexagon.A2.vaddhs" => "__builtin_HEXAGON_A2_vaddhs",
426     "llvm.hexagon.A2.vaddub" => "__builtin_HEXAGON_A2_vaddub",
427     "llvm.hexagon.A2.vaddubs" => "__builtin_HEXAGON_A2_vaddubs",
428     "llvm.hexagon.A2.vadduhs" => "__builtin_HEXAGON_A2_vadduhs",
429     "llvm.hexagon.A2.vaddw" => "__builtin_HEXAGON_A2_vaddw",
430     "llvm.hexagon.A2.vaddws" => "__builtin_HEXAGON_A2_vaddws",
431     "llvm.hexagon.A2.vavgh" => "__builtin_HEXAGON_A2_vavgh",
432     "llvm.hexagon.A2.vavghcr" => "__builtin_HEXAGON_A2_vavghcr",
433     "llvm.hexagon.A2.vavghr" => "__builtin_HEXAGON_A2_vavghr",
434     "llvm.hexagon.A2.vavgub" => "__builtin_HEXAGON_A2_vavgub",
435     "llvm.hexagon.A2.vavgubr" => "__builtin_HEXAGON_A2_vavgubr",
436     "llvm.hexagon.A2.vavguh" => "__builtin_HEXAGON_A2_vavguh",
437     "llvm.hexagon.A2.vavguhr" => "__builtin_HEXAGON_A2_vavguhr",
438     "llvm.hexagon.A2.vavguw" => "__builtin_HEXAGON_A2_vavguw",
439     "llvm.hexagon.A2.vavguwr" => "__builtin_HEXAGON_A2_vavguwr",
440     "llvm.hexagon.A2.vavgw" => "__builtin_HEXAGON_A2_vavgw",
441     "llvm.hexagon.A2.vavgwcr" => "__builtin_HEXAGON_A2_vavgwcr",
442     "llvm.hexagon.A2.vavgwr" => "__builtin_HEXAGON_A2_vavgwr",
443     "llvm.hexagon.A2.vcmpbeq" => "__builtin_HEXAGON_A2_vcmpbeq",
444     "llvm.hexagon.A2.vcmpbgtu" => "__builtin_HEXAGON_A2_vcmpbgtu",
445     "llvm.hexagon.A2.vcmpheq" => "__builtin_HEXAGON_A2_vcmpheq",
446     "llvm.hexagon.A2.vcmphgt" => "__builtin_HEXAGON_A2_vcmphgt",
447     "llvm.hexagon.A2.vcmphgtu" => "__builtin_HEXAGON_A2_vcmphgtu",
448     "llvm.hexagon.A2.vcmpweq" => "__builtin_HEXAGON_A2_vcmpweq",
449     "llvm.hexagon.A2.vcmpwgt" => "__builtin_HEXAGON_A2_vcmpwgt",
450     "llvm.hexagon.A2.vcmpwgtu" => "__builtin_HEXAGON_A2_vcmpwgtu",
451     "llvm.hexagon.A2.vconj" => "__builtin_HEXAGON_A2_vconj",
452     "llvm.hexagon.A2.vmaxb" => "__builtin_HEXAGON_A2_vmaxb",
453     "llvm.hexagon.A2.vmaxh" => "__builtin_HEXAGON_A2_vmaxh",
454     "llvm.hexagon.A2.vmaxub" => "__builtin_HEXAGON_A2_vmaxub",
455     "llvm.hexagon.A2.vmaxuh" => "__builtin_HEXAGON_A2_vmaxuh",
456     "llvm.hexagon.A2.vmaxuw" => "__builtin_HEXAGON_A2_vmaxuw",
457     "llvm.hexagon.A2.vmaxw" => "__builtin_HEXAGON_A2_vmaxw",
458     "llvm.hexagon.A2.vminb" => "__builtin_HEXAGON_A2_vminb",
459     "llvm.hexagon.A2.vminh" => "__builtin_HEXAGON_A2_vminh",
460     "llvm.hexagon.A2.vminub" => "__builtin_HEXAGON_A2_vminub",
461     "llvm.hexagon.A2.vminuh" => "__builtin_HEXAGON_A2_vminuh",
462     "llvm.hexagon.A2.vminuw" => "__builtin_HEXAGON_A2_vminuw",
463     "llvm.hexagon.A2.vminw" => "__builtin_HEXAGON_A2_vminw",
464     "llvm.hexagon.A2.vnavgh" => "__builtin_HEXAGON_A2_vnavgh",
465     "llvm.hexagon.A2.vnavghcr" => "__builtin_HEXAGON_A2_vnavghcr",
466     "llvm.hexagon.A2.vnavghr" => "__builtin_HEXAGON_A2_vnavghr",
467     "llvm.hexagon.A2.vnavgw" => "__builtin_HEXAGON_A2_vnavgw",
468     "llvm.hexagon.A2.vnavgwcr" => "__builtin_HEXAGON_A2_vnavgwcr",
469     "llvm.hexagon.A2.vnavgwr" => "__builtin_HEXAGON_A2_vnavgwr",
470     "llvm.hexagon.A2.vraddub" => "__builtin_HEXAGON_A2_vraddub",
471     "llvm.hexagon.A2.vraddub.acc" => "__builtin_HEXAGON_A2_vraddub_acc",
472     "llvm.hexagon.A2.vrsadub" => "__builtin_HEXAGON_A2_vrsadub",
473     "llvm.hexagon.A2.vrsadub.acc" => "__builtin_HEXAGON_A2_vrsadub_acc",
474     "llvm.hexagon.A2.vsubb.map" => "__builtin_HEXAGON_A2_vsubb_map",
475     "llvm.hexagon.A2.vsubh" => "__builtin_HEXAGON_A2_vsubh",
476     "llvm.hexagon.A2.vsubhs" => "__builtin_HEXAGON_A2_vsubhs",
477     "llvm.hexagon.A2.vsubub" => "__builtin_HEXAGON_A2_vsubub",
478     "llvm.hexagon.A2.vsububs" => "__builtin_HEXAGON_A2_vsububs",
479     "llvm.hexagon.A2.vsubuhs" => "__builtin_HEXAGON_A2_vsubuhs",
480     "llvm.hexagon.A2.vsubw" => "__builtin_HEXAGON_A2_vsubw",
481     "llvm.hexagon.A2.vsubws" => "__builtin_HEXAGON_A2_vsubws",
482     "llvm.hexagon.A2.xor" => "__builtin_HEXAGON_A2_xor",
483     "llvm.hexagon.A2.xorp" => "__builtin_HEXAGON_A2_xorp",
484     "llvm.hexagon.A2.zxtb" => "__builtin_HEXAGON_A2_zxtb",
485     "llvm.hexagon.A2.zxth" => "__builtin_HEXAGON_A2_zxth",
486     "llvm.hexagon.A4.andn" => "__builtin_HEXAGON_A4_andn",
487     "llvm.hexagon.A4.andnp" => "__builtin_HEXAGON_A4_andnp",
488     "llvm.hexagon.A4.bitsplit" => "__builtin_HEXAGON_A4_bitsplit",
489     "llvm.hexagon.A4.bitspliti" => "__builtin_HEXAGON_A4_bitspliti",
490     "llvm.hexagon.A4.boundscheck" => "__builtin_HEXAGON_A4_boundscheck",
491     "llvm.hexagon.A4.cmpbeq" => "__builtin_HEXAGON_A4_cmpbeq",
492     "llvm.hexagon.A4.cmpbeqi" => "__builtin_HEXAGON_A4_cmpbeqi",
493     "llvm.hexagon.A4.cmpbgt" => "__builtin_HEXAGON_A4_cmpbgt",
494     "llvm.hexagon.A4.cmpbgti" => "__builtin_HEXAGON_A4_cmpbgti",
495     "llvm.hexagon.A4.cmpbgtu" => "__builtin_HEXAGON_A4_cmpbgtu",
496     "llvm.hexagon.A4.cmpbgtui" => "__builtin_HEXAGON_A4_cmpbgtui",
497     "llvm.hexagon.A4.cmpheq" => "__builtin_HEXAGON_A4_cmpheq",
498     "llvm.hexagon.A4.cmpheqi" => "__builtin_HEXAGON_A4_cmpheqi",
499     "llvm.hexagon.A4.cmphgt" => "__builtin_HEXAGON_A4_cmphgt",
500     "llvm.hexagon.A4.cmphgti" => "__builtin_HEXAGON_A4_cmphgti",
501     "llvm.hexagon.A4.cmphgtu" => "__builtin_HEXAGON_A4_cmphgtu",
502     "llvm.hexagon.A4.cmphgtui" => "__builtin_HEXAGON_A4_cmphgtui",
503     "llvm.hexagon.A4.combineir" => "__builtin_HEXAGON_A4_combineir",
504     "llvm.hexagon.A4.combineri" => "__builtin_HEXAGON_A4_combineri",
505     "llvm.hexagon.A4.cround.ri" => "__builtin_HEXAGON_A4_cround_ri",
506     "llvm.hexagon.A4.cround.rr" => "__builtin_HEXAGON_A4_cround_rr",
507     "llvm.hexagon.A4.modwrapu" => "__builtin_HEXAGON_A4_modwrapu",
508     "llvm.hexagon.A4.orn" => "__builtin_HEXAGON_A4_orn",
509     "llvm.hexagon.A4.ornp" => "__builtin_HEXAGON_A4_ornp",
510     "llvm.hexagon.A4.rcmpeq" => "__builtin_HEXAGON_A4_rcmpeq",
511     "llvm.hexagon.A4.rcmpeqi" => "__builtin_HEXAGON_A4_rcmpeqi",
512     "llvm.hexagon.A4.rcmpneq" => "__builtin_HEXAGON_A4_rcmpneq",
513     "llvm.hexagon.A4.rcmpneqi" => "__builtin_HEXAGON_A4_rcmpneqi",
514     "llvm.hexagon.A4.round.ri" => "__builtin_HEXAGON_A4_round_ri",
515     "llvm.hexagon.A4.round.ri.sat" => "__builtin_HEXAGON_A4_round_ri_sat",
516     "llvm.hexagon.A4.round.rr" => "__builtin_HEXAGON_A4_round_rr",
517     "llvm.hexagon.A4.round.rr.sat" => "__builtin_HEXAGON_A4_round_rr_sat",
518     "llvm.hexagon.A4.tlbmatch" => "__builtin_HEXAGON_A4_tlbmatch",
519     "llvm.hexagon.A4.vcmpbeq.any" => "__builtin_HEXAGON_A4_vcmpbeq_any",
520     "llvm.hexagon.A4.vcmpbeqi" => "__builtin_HEXAGON_A4_vcmpbeqi",
521     "llvm.hexagon.A4.vcmpbgt" => "__builtin_HEXAGON_A4_vcmpbgt",
522     "llvm.hexagon.A4.vcmpbgti" => "__builtin_HEXAGON_A4_vcmpbgti",
523     "llvm.hexagon.A4.vcmpbgtui" => "__builtin_HEXAGON_A4_vcmpbgtui",
524     "llvm.hexagon.A4.vcmpheqi" => "__builtin_HEXAGON_A4_vcmpheqi",
525     "llvm.hexagon.A4.vcmphgti" => "__builtin_HEXAGON_A4_vcmphgti",
526     "llvm.hexagon.A4.vcmphgtui" => "__builtin_HEXAGON_A4_vcmphgtui",
527     "llvm.hexagon.A4.vcmpweqi" => "__builtin_HEXAGON_A4_vcmpweqi",
528     "llvm.hexagon.A4.vcmpwgti" => "__builtin_HEXAGON_A4_vcmpwgti",
529     "llvm.hexagon.A4.vcmpwgtui" => "__builtin_HEXAGON_A4_vcmpwgtui",
530     "llvm.hexagon.A4.vrmaxh" => "__builtin_HEXAGON_A4_vrmaxh",
531     "llvm.hexagon.A4.vrmaxuh" => "__builtin_HEXAGON_A4_vrmaxuh",
532     "llvm.hexagon.A4.vrmaxuw" => "__builtin_HEXAGON_A4_vrmaxuw",
533     "llvm.hexagon.A4.vrmaxw" => "__builtin_HEXAGON_A4_vrmaxw",
534     "llvm.hexagon.A4.vrminh" => "__builtin_HEXAGON_A4_vrminh",
535     "llvm.hexagon.A4.vrminuh" => "__builtin_HEXAGON_A4_vrminuh",
536     "llvm.hexagon.A4.vrminuw" => "__builtin_HEXAGON_A4_vrminuw",
537     "llvm.hexagon.A4.vrminw" => "__builtin_HEXAGON_A4_vrminw",
538     "llvm.hexagon.A5.vaddhubs" => "__builtin_HEXAGON_A5_vaddhubs",
539     "llvm.hexagon.A6.vcmpbeq.notany" => "__builtin_HEXAGON_A6_vcmpbeq_notany",
540     "llvm.hexagon.A7.clip" => "__builtin_HEXAGON_A7_clip",
541     "llvm.hexagon.A7.croundd.ri" => "__builtin_HEXAGON_A7_croundd_ri",
542     "llvm.hexagon.A7.croundd.rr" => "__builtin_HEXAGON_A7_croundd_rr",
543     "llvm.hexagon.A7.vclip" => "__builtin_HEXAGON_A7_vclip",
544     "llvm.hexagon.C2.all8" => "__builtin_HEXAGON_C2_all8",
545     "llvm.hexagon.C2.and" => "__builtin_HEXAGON_C2_and",
546     "llvm.hexagon.C2.andn" => "__builtin_HEXAGON_C2_andn",
547     "llvm.hexagon.C2.any8" => "__builtin_HEXAGON_C2_any8",
548     "llvm.hexagon.C2.bitsclr" => "__builtin_HEXAGON_C2_bitsclr",
549     "llvm.hexagon.C2.bitsclri" => "__builtin_HEXAGON_C2_bitsclri",
550     "llvm.hexagon.C2.bitsset" => "__builtin_HEXAGON_C2_bitsset",
551     "llvm.hexagon.C2.cmpeq" => "__builtin_HEXAGON_C2_cmpeq",
552     "llvm.hexagon.C2.cmpeqi" => "__builtin_HEXAGON_C2_cmpeqi",
553     "llvm.hexagon.C2.cmpeqp" => "__builtin_HEXAGON_C2_cmpeqp",
554     "llvm.hexagon.C2.cmpgei" => "__builtin_HEXAGON_C2_cmpgei",
555     "llvm.hexagon.C2.cmpgeui" => "__builtin_HEXAGON_C2_cmpgeui",
556     "llvm.hexagon.C2.cmpgt" => "__builtin_HEXAGON_C2_cmpgt",
557     "llvm.hexagon.C2.cmpgti" => "__builtin_HEXAGON_C2_cmpgti",
558     "llvm.hexagon.C2.cmpgtp" => "__builtin_HEXAGON_C2_cmpgtp",
559     "llvm.hexagon.C2.cmpgtu" => "__builtin_HEXAGON_C2_cmpgtu",
560     "llvm.hexagon.C2.cmpgtui" => "__builtin_HEXAGON_C2_cmpgtui",
561     "llvm.hexagon.C2.cmpgtup" => "__builtin_HEXAGON_C2_cmpgtup",
562     "llvm.hexagon.C2.cmplt" => "__builtin_HEXAGON_C2_cmplt",
563     "llvm.hexagon.C2.cmpltu" => "__builtin_HEXAGON_C2_cmpltu",
564     "llvm.hexagon.C2.mask" => "__builtin_HEXAGON_C2_mask",
565     "llvm.hexagon.C2.mux" => "__builtin_HEXAGON_C2_mux",
566     "llvm.hexagon.C2.muxii" => "__builtin_HEXAGON_C2_muxii",
567     "llvm.hexagon.C2.muxir" => "__builtin_HEXAGON_C2_muxir",
568     "llvm.hexagon.C2.muxri" => "__builtin_HEXAGON_C2_muxri",
569     "llvm.hexagon.C2.not" => "__builtin_HEXAGON_C2_not",
570     "llvm.hexagon.C2.or" => "__builtin_HEXAGON_C2_or",
571     "llvm.hexagon.C2.orn" => "__builtin_HEXAGON_C2_orn",
572     "llvm.hexagon.C2.pxfer.map" => "__builtin_HEXAGON_C2_pxfer_map",
573     "llvm.hexagon.C2.tfrpr" => "__builtin_HEXAGON_C2_tfrpr",
574     "llvm.hexagon.C2.tfrrp" => "__builtin_HEXAGON_C2_tfrrp",
575     "llvm.hexagon.C2.vitpack" => "__builtin_HEXAGON_C2_vitpack",
576     "llvm.hexagon.C2.vmux" => "__builtin_HEXAGON_C2_vmux",
577     "llvm.hexagon.C2.xor" => "__builtin_HEXAGON_C2_xor",
578     "llvm.hexagon.C4.and.and" => "__builtin_HEXAGON_C4_and_and",
579     "llvm.hexagon.C4.and.andn" => "__builtin_HEXAGON_C4_and_andn",
580     "llvm.hexagon.C4.and.or" => "__builtin_HEXAGON_C4_and_or",
581     "llvm.hexagon.C4.and.orn" => "__builtin_HEXAGON_C4_and_orn",
582     "llvm.hexagon.C4.cmplte" => "__builtin_HEXAGON_C4_cmplte",
583     "llvm.hexagon.C4.cmpltei" => "__builtin_HEXAGON_C4_cmpltei",
584     "llvm.hexagon.C4.cmplteu" => "__builtin_HEXAGON_C4_cmplteu",
585     "llvm.hexagon.C4.cmplteui" => "__builtin_HEXAGON_C4_cmplteui",
586     "llvm.hexagon.C4.cmpneq" => "__builtin_HEXAGON_C4_cmpneq",
587     "llvm.hexagon.C4.cmpneqi" => "__builtin_HEXAGON_C4_cmpneqi",
588     "llvm.hexagon.C4.fastcorner9" => "__builtin_HEXAGON_C4_fastcorner9",
589     "llvm.hexagon.C4.fastcorner9.not" => "__builtin_HEXAGON_C4_fastcorner9_not",
590     "llvm.hexagon.C4.nbitsclr" => "__builtin_HEXAGON_C4_nbitsclr",
591     "llvm.hexagon.C4.nbitsclri" => "__builtin_HEXAGON_C4_nbitsclri",
592     "llvm.hexagon.C4.nbitsset" => "__builtin_HEXAGON_C4_nbitsset",
593     "llvm.hexagon.C4.or.and" => "__builtin_HEXAGON_C4_or_and",
594     "llvm.hexagon.C4.or.andn" => "__builtin_HEXAGON_C4_or_andn",
595     "llvm.hexagon.C4.or.or" => "__builtin_HEXAGON_C4_or_or",
596     "llvm.hexagon.C4.or.orn" => "__builtin_HEXAGON_C4_or_orn",
597     "llvm.hexagon.F2.conv.d2df" => "__builtin_HEXAGON_F2_conv_d2df",
598     "llvm.hexagon.F2.conv.d2sf" => "__builtin_HEXAGON_F2_conv_d2sf",
599     "llvm.hexagon.F2.conv.df2d" => "__builtin_HEXAGON_F2_conv_df2d",
600     "llvm.hexagon.F2.conv.df2d.chop" => "__builtin_HEXAGON_F2_conv_df2d_chop",
601     "llvm.hexagon.F2.conv.df2sf" => "__builtin_HEXAGON_F2_conv_df2sf",
602     "llvm.hexagon.F2.conv.df2ud" => "__builtin_HEXAGON_F2_conv_df2ud",
603     "llvm.hexagon.F2.conv.df2ud.chop" => "__builtin_HEXAGON_F2_conv_df2ud_chop",
604     "llvm.hexagon.F2.conv.df2uw" => "__builtin_HEXAGON_F2_conv_df2uw",
605     "llvm.hexagon.F2.conv.df2uw.chop" => "__builtin_HEXAGON_F2_conv_df2uw_chop",
606     "llvm.hexagon.F2.conv.df2w" => "__builtin_HEXAGON_F2_conv_df2w",
607     "llvm.hexagon.F2.conv.df2w.chop" => "__builtin_HEXAGON_F2_conv_df2w_chop",
608     "llvm.hexagon.F2.conv.sf2d" => "__builtin_HEXAGON_F2_conv_sf2d",
609     "llvm.hexagon.F2.conv.sf2d.chop" => "__builtin_HEXAGON_F2_conv_sf2d_chop",
610     "llvm.hexagon.F2.conv.sf2df" => "__builtin_HEXAGON_F2_conv_sf2df",
611     "llvm.hexagon.F2.conv.sf2ud" => "__builtin_HEXAGON_F2_conv_sf2ud",
612     "llvm.hexagon.F2.conv.sf2ud.chop" => "__builtin_HEXAGON_F2_conv_sf2ud_chop",
613     "llvm.hexagon.F2.conv.sf2uw" => "__builtin_HEXAGON_F2_conv_sf2uw",
614     "llvm.hexagon.F2.conv.sf2uw.chop" => "__builtin_HEXAGON_F2_conv_sf2uw_chop",
615     "llvm.hexagon.F2.conv.sf2w" => "__builtin_HEXAGON_F2_conv_sf2w",
616     "llvm.hexagon.F2.conv.sf2w.chop" => "__builtin_HEXAGON_F2_conv_sf2w_chop",
617     "llvm.hexagon.F2.conv.ud2df" => "__builtin_HEXAGON_F2_conv_ud2df",
618     "llvm.hexagon.F2.conv.ud2sf" => "__builtin_HEXAGON_F2_conv_ud2sf",
619     "llvm.hexagon.F2.conv.uw2df" => "__builtin_HEXAGON_F2_conv_uw2df",
620     "llvm.hexagon.F2.conv.uw2sf" => "__builtin_HEXAGON_F2_conv_uw2sf",
621     "llvm.hexagon.F2.conv.w2df" => "__builtin_HEXAGON_F2_conv_w2df",
622     "llvm.hexagon.F2.conv.w2sf" => "__builtin_HEXAGON_F2_conv_w2sf",
623     "llvm.hexagon.F2.dfadd" => "__builtin_HEXAGON_F2_dfadd",
624     "llvm.hexagon.F2.dfclass" => "__builtin_HEXAGON_F2_dfclass",
625     "llvm.hexagon.F2.dfcmpeq" => "__builtin_HEXAGON_F2_dfcmpeq",
626     "llvm.hexagon.F2.dfcmpge" => "__builtin_HEXAGON_F2_dfcmpge",
627     "llvm.hexagon.F2.dfcmpgt" => "__builtin_HEXAGON_F2_dfcmpgt",
628     "llvm.hexagon.F2.dfcmpuo" => "__builtin_HEXAGON_F2_dfcmpuo",
629     "llvm.hexagon.F2.dffixupd" => "__builtin_HEXAGON_F2_dffixupd",
630     "llvm.hexagon.F2.dffixupn" => "__builtin_HEXAGON_F2_dffixupn",
631     "llvm.hexagon.F2.dffixupr" => "__builtin_HEXAGON_F2_dffixupr",
632     "llvm.hexagon.F2.dffma" => "__builtin_HEXAGON_F2_dffma",
633     "llvm.hexagon.F2.dffma.lib" => "__builtin_HEXAGON_F2_dffma_lib",
634     "llvm.hexagon.F2.dffma.sc" => "__builtin_HEXAGON_F2_dffma_sc",
635     "llvm.hexagon.F2.dffms" => "__builtin_HEXAGON_F2_dffms",
636     "llvm.hexagon.F2.dffms.lib" => "__builtin_HEXAGON_F2_dffms_lib",
637     "llvm.hexagon.F2.dfimm.n" => "__builtin_HEXAGON_F2_dfimm_n",
638     "llvm.hexagon.F2.dfimm.p" => "__builtin_HEXAGON_F2_dfimm_p",
639     "llvm.hexagon.F2.dfmax" => "__builtin_HEXAGON_F2_dfmax",
640     "llvm.hexagon.F2.dfmin" => "__builtin_HEXAGON_F2_dfmin",
641     "llvm.hexagon.F2.dfmpy" => "__builtin_HEXAGON_F2_dfmpy",
642     "llvm.hexagon.F2.dfmpyfix" => "__builtin_HEXAGON_F2_dfmpyfix",
643     "llvm.hexagon.F2.dfmpyhh" => "__builtin_HEXAGON_F2_dfmpyhh",
644     "llvm.hexagon.F2.dfmpylh" => "__builtin_HEXAGON_F2_dfmpylh",
645     "llvm.hexagon.F2.dfmpyll" => "__builtin_HEXAGON_F2_dfmpyll",
646     "llvm.hexagon.F2.dfsub" => "__builtin_HEXAGON_F2_dfsub",
647     "llvm.hexagon.F2.sfadd" => "__builtin_HEXAGON_F2_sfadd",
648     "llvm.hexagon.F2.sfclass" => "__builtin_HEXAGON_F2_sfclass",
649     "llvm.hexagon.F2.sfcmpeq" => "__builtin_HEXAGON_F2_sfcmpeq",
650     "llvm.hexagon.F2.sfcmpge" => "__builtin_HEXAGON_F2_sfcmpge",
651     "llvm.hexagon.F2.sfcmpgt" => "__builtin_HEXAGON_F2_sfcmpgt",
652     "llvm.hexagon.F2.sfcmpuo" => "__builtin_HEXAGON_F2_sfcmpuo",
653     "llvm.hexagon.F2.sffixupd" => "__builtin_HEXAGON_F2_sffixupd",
654     "llvm.hexagon.F2.sffixupn" => "__builtin_HEXAGON_F2_sffixupn",
655     "llvm.hexagon.F2.sffixupr" => "__builtin_HEXAGON_F2_sffixupr",
656     "llvm.hexagon.F2.sffma" => "__builtin_HEXAGON_F2_sffma",
657     "llvm.hexagon.F2.sffma.lib" => "__builtin_HEXAGON_F2_sffma_lib",
658     "llvm.hexagon.F2.sffma.sc" => "__builtin_HEXAGON_F2_sffma_sc",
659     "llvm.hexagon.F2.sffms" => "__builtin_HEXAGON_F2_sffms",
660     "llvm.hexagon.F2.sffms.lib" => "__builtin_HEXAGON_F2_sffms_lib",
661     "llvm.hexagon.F2.sfimm.n" => "__builtin_HEXAGON_F2_sfimm_n",
662     "llvm.hexagon.F2.sfimm.p" => "__builtin_HEXAGON_F2_sfimm_p",
663     "llvm.hexagon.F2.sfmax" => "__builtin_HEXAGON_F2_sfmax",
664     "llvm.hexagon.F2.sfmin" => "__builtin_HEXAGON_F2_sfmin",
665     "llvm.hexagon.F2.sfmpy" => "__builtin_HEXAGON_F2_sfmpy",
666     "llvm.hexagon.F2.sfsub" => "__builtin_HEXAGON_F2_sfsub",
667     "llvm.hexagon.L2.loadw.locked" => "__builtin_HEXAGON_L2_loadw_locked",
668     "llvm.hexagon.L4.loadd.locked" => "__builtin__HEXAGON_L4_loadd_locked",
669     "llvm.hexagon.M2.acci" => "__builtin_HEXAGON_M2_acci",
670     "llvm.hexagon.M2.accii" => "__builtin_HEXAGON_M2_accii",
671     "llvm.hexagon.M2.cmaci.s0" => "__builtin_HEXAGON_M2_cmaci_s0",
672     "llvm.hexagon.M2.cmacr.s0" => "__builtin_HEXAGON_M2_cmacr_s0",
673     "llvm.hexagon.M2.cmacs.s0" => "__builtin_HEXAGON_M2_cmacs_s0",
674     "llvm.hexagon.M2.cmacs.s1" => "__builtin_HEXAGON_M2_cmacs_s1",
675     "llvm.hexagon.M2.cmacsc.s0" => "__builtin_HEXAGON_M2_cmacsc_s0",
676     "llvm.hexagon.M2.cmacsc.s1" => "__builtin_HEXAGON_M2_cmacsc_s1",
677     "llvm.hexagon.M2.cmpyi.s0" => "__builtin_HEXAGON_M2_cmpyi_s0",
678     "llvm.hexagon.M2.cmpyr.s0" => "__builtin_HEXAGON_M2_cmpyr_s0",
679     "llvm.hexagon.M2.cmpyrs.s0" => "__builtin_HEXAGON_M2_cmpyrs_s0",
680     "llvm.hexagon.M2.cmpyrs.s1" => "__builtin_HEXAGON_M2_cmpyrs_s1",
681     "llvm.hexagon.M2.cmpyrsc.s0" => "__builtin_HEXAGON_M2_cmpyrsc_s0",
682     "llvm.hexagon.M2.cmpyrsc.s1" => "__builtin_HEXAGON_M2_cmpyrsc_s1",
683     "llvm.hexagon.M2.cmpys.s0" => "__builtin_HEXAGON_M2_cmpys_s0",
684     "llvm.hexagon.M2.cmpys.s1" => "__builtin_HEXAGON_M2_cmpys_s1",
685     "llvm.hexagon.M2.cmpysc.s0" => "__builtin_HEXAGON_M2_cmpysc_s0",
686     "llvm.hexagon.M2.cmpysc.s1" => "__builtin_HEXAGON_M2_cmpysc_s1",
687     "llvm.hexagon.M2.cnacs.s0" => "__builtin_HEXAGON_M2_cnacs_s0",
688     "llvm.hexagon.M2.cnacs.s1" => "__builtin_HEXAGON_M2_cnacs_s1",
689     "llvm.hexagon.M2.cnacsc.s0" => "__builtin_HEXAGON_M2_cnacsc_s0",
690     "llvm.hexagon.M2.cnacsc.s1" => "__builtin_HEXAGON_M2_cnacsc_s1",
691     "llvm.hexagon.M2.dpmpyss.acc.s0" => "__builtin_HEXAGON_M2_dpmpyss_acc_s0",
692     "llvm.hexagon.M2.dpmpyss.nac.s0" => "__builtin_HEXAGON_M2_dpmpyss_nac_s0",
693     "llvm.hexagon.M2.dpmpyss.rnd.s0" => "__builtin_HEXAGON_M2_dpmpyss_rnd_s0",
694     "llvm.hexagon.M2.dpmpyss.s0" => "__builtin_HEXAGON_M2_dpmpyss_s0",
695     "llvm.hexagon.M2.dpmpyuu.acc.s0" => "__builtin_HEXAGON_M2_dpmpyuu_acc_s0",
696     "llvm.hexagon.M2.dpmpyuu.nac.s0" => "__builtin_HEXAGON_M2_dpmpyuu_nac_s0",
697     "llvm.hexagon.M2.dpmpyuu.s0" => "__builtin_HEXAGON_M2_dpmpyuu_s0",
698     "llvm.hexagon.M2.hmmpyh.rs1" => "__builtin_HEXAGON_M2_hmmpyh_rs1",
699     "llvm.hexagon.M2.hmmpyh.s1" => "__builtin_HEXAGON_M2_hmmpyh_s1",
700     "llvm.hexagon.M2.hmmpyl.rs1" => "__builtin_HEXAGON_M2_hmmpyl_rs1",
701     "llvm.hexagon.M2.hmmpyl.s1" => "__builtin_HEXAGON_M2_hmmpyl_s1",
702     "llvm.hexagon.M2.maci" => "__builtin_HEXAGON_M2_maci",
703     "llvm.hexagon.M2.macsin" => "__builtin_HEXAGON_M2_macsin",
704     "llvm.hexagon.M2.macsip" => "__builtin_HEXAGON_M2_macsip",
705     "llvm.hexagon.M2.mmachs.rs0" => "__builtin_HEXAGON_M2_mmachs_rs0",
706     "llvm.hexagon.M2.mmachs.rs1" => "__builtin_HEXAGON_M2_mmachs_rs1",
707     "llvm.hexagon.M2.mmachs.s0" => "__builtin_HEXAGON_M2_mmachs_s0",
708     "llvm.hexagon.M2.mmachs.s1" => "__builtin_HEXAGON_M2_mmachs_s1",
709     "llvm.hexagon.M2.mmacls.rs0" => "__builtin_HEXAGON_M2_mmacls_rs0",
710     "llvm.hexagon.M2.mmacls.rs1" => "__builtin_HEXAGON_M2_mmacls_rs1",
711     "llvm.hexagon.M2.mmacls.s0" => "__builtin_HEXAGON_M2_mmacls_s0",
712     "llvm.hexagon.M2.mmacls.s1" => "__builtin_HEXAGON_M2_mmacls_s1",
713     "llvm.hexagon.M2.mmacuhs.rs0" => "__builtin_HEXAGON_M2_mmacuhs_rs0",
714     "llvm.hexagon.M2.mmacuhs.rs1" => "__builtin_HEXAGON_M2_mmacuhs_rs1",
715     "llvm.hexagon.M2.mmacuhs.s0" => "__builtin_HEXAGON_M2_mmacuhs_s0",
716     "llvm.hexagon.M2.mmacuhs.s1" => "__builtin_HEXAGON_M2_mmacuhs_s1",
717     "llvm.hexagon.M2.mmaculs.rs0" => "__builtin_HEXAGON_M2_mmaculs_rs0",
718     "llvm.hexagon.M2.mmaculs.rs1" => "__builtin_HEXAGON_M2_mmaculs_rs1",
719     "llvm.hexagon.M2.mmaculs.s0" => "__builtin_HEXAGON_M2_mmaculs_s0",
720     "llvm.hexagon.M2.mmaculs.s1" => "__builtin_HEXAGON_M2_mmaculs_s1",
721     "llvm.hexagon.M2.mmpyh.rs0" => "__builtin_HEXAGON_M2_mmpyh_rs0",
722     "llvm.hexagon.M2.mmpyh.rs1" => "__builtin_HEXAGON_M2_mmpyh_rs1",
723     "llvm.hexagon.M2.mmpyh.s0" => "__builtin_HEXAGON_M2_mmpyh_s0",
724     "llvm.hexagon.M2.mmpyh.s1" => "__builtin_HEXAGON_M2_mmpyh_s1",
725     "llvm.hexagon.M2.mmpyl.rs0" => "__builtin_HEXAGON_M2_mmpyl_rs0",
726     "llvm.hexagon.M2.mmpyl.rs1" => "__builtin_HEXAGON_M2_mmpyl_rs1",
727     "llvm.hexagon.M2.mmpyl.s0" => "__builtin_HEXAGON_M2_mmpyl_s0",
728     "llvm.hexagon.M2.mmpyl.s1" => "__builtin_HEXAGON_M2_mmpyl_s1",
729     "llvm.hexagon.M2.mmpyuh.rs0" => "__builtin_HEXAGON_M2_mmpyuh_rs0",
730     "llvm.hexagon.M2.mmpyuh.rs1" => "__builtin_HEXAGON_M2_mmpyuh_rs1",
731     "llvm.hexagon.M2.mmpyuh.s0" => "__builtin_HEXAGON_M2_mmpyuh_s0",
732     "llvm.hexagon.M2.mmpyuh.s1" => "__builtin_HEXAGON_M2_mmpyuh_s1",
733     "llvm.hexagon.M2.mmpyul.rs0" => "__builtin_HEXAGON_M2_mmpyul_rs0",
734     "llvm.hexagon.M2.mmpyul.rs1" => "__builtin_HEXAGON_M2_mmpyul_rs1",
735     "llvm.hexagon.M2.mmpyul.s0" => "__builtin_HEXAGON_M2_mmpyul_s0",
736     "llvm.hexagon.M2.mmpyul.s1" => "__builtin_HEXAGON_M2_mmpyul_s1",
737     "llvm.hexagon.M2.mnaci" => "__builtin_HEXAGON_M2_mnaci",
738     "llvm.hexagon.M2.mpy.acc.hh.s0" => "__builtin_HEXAGON_M2_mpy_acc_hh_s0",
739     "llvm.hexagon.M2.mpy.acc.hh.s1" => "__builtin_HEXAGON_M2_mpy_acc_hh_s1",
740     "llvm.hexagon.M2.mpy.acc.hl.s0" => "__builtin_HEXAGON_M2_mpy_acc_hl_s0",
741     "llvm.hexagon.M2.mpy.acc.hl.s1" => "__builtin_HEXAGON_M2_mpy_acc_hl_s1",
742     "llvm.hexagon.M2.mpy.acc.lh.s0" => "__builtin_HEXAGON_M2_mpy_acc_lh_s0",
743     "llvm.hexagon.M2.mpy.acc.lh.s1" => "__builtin_HEXAGON_M2_mpy_acc_lh_s1",
744     "llvm.hexagon.M2.mpy.acc.ll.s0" => "__builtin_HEXAGON_M2_mpy_acc_ll_s0",
745     "llvm.hexagon.M2.mpy.acc.ll.s1" => "__builtin_HEXAGON_M2_mpy_acc_ll_s1",
746     "llvm.hexagon.M2.mpy.acc.sat.hh.s0" => "__builtin_HEXAGON_M2_mpy_acc_sat_hh_s0",
747     "llvm.hexagon.M2.mpy.acc.sat.hh.s1" => "__builtin_HEXAGON_M2_mpy_acc_sat_hh_s1",
748     "llvm.hexagon.M2.mpy.acc.sat.hl.s0" => "__builtin_HEXAGON_M2_mpy_acc_sat_hl_s0",
749     "llvm.hexagon.M2.mpy.acc.sat.hl.s1" => "__builtin_HEXAGON_M2_mpy_acc_sat_hl_s1",
750     "llvm.hexagon.M2.mpy.acc.sat.lh.s0" => "__builtin_HEXAGON_M2_mpy_acc_sat_lh_s0",
751     "llvm.hexagon.M2.mpy.acc.sat.lh.s1" => "__builtin_HEXAGON_M2_mpy_acc_sat_lh_s1",
752     "llvm.hexagon.M2.mpy.acc.sat.ll.s0" => "__builtin_HEXAGON_M2_mpy_acc_sat_ll_s0",
753     "llvm.hexagon.M2.mpy.acc.sat.ll.s1" => "__builtin_HEXAGON_M2_mpy_acc_sat_ll_s1",
754     "llvm.hexagon.M2.mpy.hh.s0" => "__builtin_HEXAGON_M2_mpy_hh_s0",
755     "llvm.hexagon.M2.mpy.hh.s1" => "__builtin_HEXAGON_M2_mpy_hh_s1",
756     "llvm.hexagon.M2.mpy.hl.s0" => "__builtin_HEXAGON_M2_mpy_hl_s0",
757     "llvm.hexagon.M2.mpy.hl.s1" => "__builtin_HEXAGON_M2_mpy_hl_s1",
758     "llvm.hexagon.M2.mpy.lh.s0" => "__builtin_HEXAGON_M2_mpy_lh_s0",
759     "llvm.hexagon.M2.mpy.lh.s1" => "__builtin_HEXAGON_M2_mpy_lh_s1",
760     "llvm.hexagon.M2.mpy.ll.s0" => "__builtin_HEXAGON_M2_mpy_ll_s0",
761     "llvm.hexagon.M2.mpy.ll.s1" => "__builtin_HEXAGON_M2_mpy_ll_s1",
762     "llvm.hexagon.M2.mpy.nac.hh.s0" => "__builtin_HEXAGON_M2_mpy_nac_hh_s0",
763     "llvm.hexagon.M2.mpy.nac.hh.s1" => "__builtin_HEXAGON_M2_mpy_nac_hh_s1",
764     "llvm.hexagon.M2.mpy.nac.hl.s0" => "__builtin_HEXAGON_M2_mpy_nac_hl_s0",
765     "llvm.hexagon.M2.mpy.nac.hl.s1" => "__builtin_HEXAGON_M2_mpy_nac_hl_s1",
766     "llvm.hexagon.M2.mpy.nac.lh.s0" => "__builtin_HEXAGON_M2_mpy_nac_lh_s0",
767     "llvm.hexagon.M2.mpy.nac.lh.s1" => "__builtin_HEXAGON_M2_mpy_nac_lh_s1",
768     "llvm.hexagon.M2.mpy.nac.ll.s0" => "__builtin_HEXAGON_M2_mpy_nac_ll_s0",
769     "llvm.hexagon.M2.mpy.nac.ll.s1" => "__builtin_HEXAGON_M2_mpy_nac_ll_s1",
770     "llvm.hexagon.M2.mpy.nac.sat.hh.s0" => "__builtin_HEXAGON_M2_mpy_nac_sat_hh_s0",
771     "llvm.hexagon.M2.mpy.nac.sat.hh.s1" => "__builtin_HEXAGON_M2_mpy_nac_sat_hh_s1",
772     "llvm.hexagon.M2.mpy.nac.sat.hl.s0" => "__builtin_HEXAGON_M2_mpy_nac_sat_hl_s0",
773     "llvm.hexagon.M2.mpy.nac.sat.hl.s1" => "__builtin_HEXAGON_M2_mpy_nac_sat_hl_s1",
774     "llvm.hexagon.M2.mpy.nac.sat.lh.s0" => "__builtin_HEXAGON_M2_mpy_nac_sat_lh_s0",
775     "llvm.hexagon.M2.mpy.nac.sat.lh.s1" => "__builtin_HEXAGON_M2_mpy_nac_sat_lh_s1",
776     "llvm.hexagon.M2.mpy.nac.sat.ll.s0" => "__builtin_HEXAGON_M2_mpy_nac_sat_ll_s0",
777     "llvm.hexagon.M2.mpy.nac.sat.ll.s1" => "__builtin_HEXAGON_M2_mpy_nac_sat_ll_s1",
778     "llvm.hexagon.M2.mpy.rnd.hh.s0" => "__builtin_HEXAGON_M2_mpy_rnd_hh_s0",
779     "llvm.hexagon.M2.mpy.rnd.hh.s1" => "__builtin_HEXAGON_M2_mpy_rnd_hh_s1",
780     "llvm.hexagon.M2.mpy.rnd.hl.s0" => "__builtin_HEXAGON_M2_mpy_rnd_hl_s0",
781     "llvm.hexagon.M2.mpy.rnd.hl.s1" => "__builtin_HEXAGON_M2_mpy_rnd_hl_s1",
782     "llvm.hexagon.M2.mpy.rnd.lh.s0" => "__builtin_HEXAGON_M2_mpy_rnd_lh_s0",
783     "llvm.hexagon.M2.mpy.rnd.lh.s1" => "__builtin_HEXAGON_M2_mpy_rnd_lh_s1",
784     "llvm.hexagon.M2.mpy.rnd.ll.s0" => "__builtin_HEXAGON_M2_mpy_rnd_ll_s0",
785     "llvm.hexagon.M2.mpy.rnd.ll.s1" => "__builtin_HEXAGON_M2_mpy_rnd_ll_s1",
786     "llvm.hexagon.M2.mpy.sat.hh.s0" => "__builtin_HEXAGON_M2_mpy_sat_hh_s0",
787     "llvm.hexagon.M2.mpy.sat.hh.s1" => "__builtin_HEXAGON_M2_mpy_sat_hh_s1",
788     "llvm.hexagon.M2.mpy.sat.hl.s0" => "__builtin_HEXAGON_M2_mpy_sat_hl_s0",
789     "llvm.hexagon.M2.mpy.sat.hl.s1" => "__builtin_HEXAGON_M2_mpy_sat_hl_s1",
790     "llvm.hexagon.M2.mpy.sat.lh.s0" => "__builtin_HEXAGON_M2_mpy_sat_lh_s0",
791     "llvm.hexagon.M2.mpy.sat.lh.s1" => "__builtin_HEXAGON_M2_mpy_sat_lh_s1",
792     "llvm.hexagon.M2.mpy.sat.ll.s0" => "__builtin_HEXAGON_M2_mpy_sat_ll_s0",
793     "llvm.hexagon.M2.mpy.sat.ll.s1" => "__builtin_HEXAGON_M2_mpy_sat_ll_s1",
794     "llvm.hexagon.M2.mpy.sat.rnd.hh.s0" => "__builtin_HEXAGON_M2_mpy_sat_rnd_hh_s0",
795     "llvm.hexagon.M2.mpy.sat.rnd.hh.s1" => "__builtin_HEXAGON_M2_mpy_sat_rnd_hh_s1",
796     "llvm.hexagon.M2.mpy.sat.rnd.hl.s0" => "__builtin_HEXAGON_M2_mpy_sat_rnd_hl_s0",
797     "llvm.hexagon.M2.mpy.sat.rnd.hl.s1" => "__builtin_HEXAGON_M2_mpy_sat_rnd_hl_s1",
798     "llvm.hexagon.M2.mpy.sat.rnd.lh.s0" => "__builtin_HEXAGON_M2_mpy_sat_rnd_lh_s0",
799     "llvm.hexagon.M2.mpy.sat.rnd.lh.s1" => "__builtin_HEXAGON_M2_mpy_sat_rnd_lh_s1",
800     "llvm.hexagon.M2.mpy.sat.rnd.ll.s0" => "__builtin_HEXAGON_M2_mpy_sat_rnd_ll_s0",
801     "llvm.hexagon.M2.mpy.sat.rnd.ll.s1" => "__builtin_HEXAGON_M2_mpy_sat_rnd_ll_s1",
802     "llvm.hexagon.M2.mpy.up" => "__builtin_HEXAGON_M2_mpy_up",
803     "llvm.hexagon.M2.mpy.up.s1" => "__builtin_HEXAGON_M2_mpy_up_s1",
804     "llvm.hexagon.M2.mpy.up.s1.sat" => "__builtin_HEXAGON_M2_mpy_up_s1_sat",
805     "llvm.hexagon.M2.mpyd.acc.hh.s0" => "__builtin_HEXAGON_M2_mpyd_acc_hh_s0",
806     "llvm.hexagon.M2.mpyd.acc.hh.s1" => "__builtin_HEXAGON_M2_mpyd_acc_hh_s1",
807     "llvm.hexagon.M2.mpyd.acc.hl.s0" => "__builtin_HEXAGON_M2_mpyd_acc_hl_s0",
808     "llvm.hexagon.M2.mpyd.acc.hl.s1" => "__builtin_HEXAGON_M2_mpyd_acc_hl_s1",
809     "llvm.hexagon.M2.mpyd.acc.lh.s0" => "__builtin_HEXAGON_M2_mpyd_acc_lh_s0",
810     "llvm.hexagon.M2.mpyd.acc.lh.s1" => "__builtin_HEXAGON_M2_mpyd_acc_lh_s1",
811     "llvm.hexagon.M2.mpyd.acc.ll.s0" => "__builtin_HEXAGON_M2_mpyd_acc_ll_s0",
812     "llvm.hexagon.M2.mpyd.acc.ll.s1" => "__builtin_HEXAGON_M2_mpyd_acc_ll_s1",
813     "llvm.hexagon.M2.mpyd.hh.s0" => "__builtin_HEXAGON_M2_mpyd_hh_s0",
814     "llvm.hexagon.M2.mpyd.hh.s1" => "__builtin_HEXAGON_M2_mpyd_hh_s1",
815     "llvm.hexagon.M2.mpyd.hl.s0" => "__builtin_HEXAGON_M2_mpyd_hl_s0",
816     "llvm.hexagon.M2.mpyd.hl.s1" => "__builtin_HEXAGON_M2_mpyd_hl_s1",
817     "llvm.hexagon.M2.mpyd.lh.s0" => "__builtin_HEXAGON_M2_mpyd_lh_s0",
818     "llvm.hexagon.M2.mpyd.lh.s1" => "__builtin_HEXAGON_M2_mpyd_lh_s1",
819     "llvm.hexagon.M2.mpyd.ll.s0" => "__builtin_HEXAGON_M2_mpyd_ll_s0",
820     "llvm.hexagon.M2.mpyd.ll.s1" => "__builtin_HEXAGON_M2_mpyd_ll_s1",
821     "llvm.hexagon.M2.mpyd.nac.hh.s0" => "__builtin_HEXAGON_M2_mpyd_nac_hh_s0",
822     "llvm.hexagon.M2.mpyd.nac.hh.s1" => "__builtin_HEXAGON_M2_mpyd_nac_hh_s1",
823     "llvm.hexagon.M2.mpyd.nac.hl.s0" => "__builtin_HEXAGON_M2_mpyd_nac_hl_s0",
824     "llvm.hexagon.M2.mpyd.nac.hl.s1" => "__builtin_HEXAGON_M2_mpyd_nac_hl_s1",
825     "llvm.hexagon.M2.mpyd.nac.lh.s0" => "__builtin_HEXAGON_M2_mpyd_nac_lh_s0",
826     "llvm.hexagon.M2.mpyd.nac.lh.s1" => "__builtin_HEXAGON_M2_mpyd_nac_lh_s1",
827     "llvm.hexagon.M2.mpyd.nac.ll.s0" => "__builtin_HEXAGON_M2_mpyd_nac_ll_s0",
828     "llvm.hexagon.M2.mpyd.nac.ll.s1" => "__builtin_HEXAGON_M2_mpyd_nac_ll_s1",
829     "llvm.hexagon.M2.mpyd.rnd.hh.s0" => "__builtin_HEXAGON_M2_mpyd_rnd_hh_s0",
830     "llvm.hexagon.M2.mpyd.rnd.hh.s1" => "__builtin_HEXAGON_M2_mpyd_rnd_hh_s1",
831     "llvm.hexagon.M2.mpyd.rnd.hl.s0" => "__builtin_HEXAGON_M2_mpyd_rnd_hl_s0",
832     "llvm.hexagon.M2.mpyd.rnd.hl.s1" => "__builtin_HEXAGON_M2_mpyd_rnd_hl_s1",
833     "llvm.hexagon.M2.mpyd.rnd.lh.s0" => "__builtin_HEXAGON_M2_mpyd_rnd_lh_s0",
834     "llvm.hexagon.M2.mpyd.rnd.lh.s1" => "__builtin_HEXAGON_M2_mpyd_rnd_lh_s1",
835     "llvm.hexagon.M2.mpyd.rnd.ll.s0" => "__builtin_HEXAGON_M2_mpyd_rnd_ll_s0",
836     "llvm.hexagon.M2.mpyd.rnd.ll.s1" => "__builtin_HEXAGON_M2_mpyd_rnd_ll_s1",
837     "llvm.hexagon.M2.mpyi" => "__builtin_HEXAGON_M2_mpyi",
838     "llvm.hexagon.M2.mpysmi" => "__builtin_HEXAGON_M2_mpysmi",
839     "llvm.hexagon.M2.mpysu.up" => "__builtin_HEXAGON_M2_mpysu_up",
840     "llvm.hexagon.M2.mpyu.acc.hh.s0" => "__builtin_HEXAGON_M2_mpyu_acc_hh_s0",
841     "llvm.hexagon.M2.mpyu.acc.hh.s1" => "__builtin_HEXAGON_M2_mpyu_acc_hh_s1",
842     "llvm.hexagon.M2.mpyu.acc.hl.s0" => "__builtin_HEXAGON_M2_mpyu_acc_hl_s0",
843     "llvm.hexagon.M2.mpyu.acc.hl.s1" => "__builtin_HEXAGON_M2_mpyu_acc_hl_s1",
844     "llvm.hexagon.M2.mpyu.acc.lh.s0" => "__builtin_HEXAGON_M2_mpyu_acc_lh_s0",
845     "llvm.hexagon.M2.mpyu.acc.lh.s1" => "__builtin_HEXAGON_M2_mpyu_acc_lh_s1",
846     "llvm.hexagon.M2.mpyu.acc.ll.s0" => "__builtin_HEXAGON_M2_mpyu_acc_ll_s0",
847     "llvm.hexagon.M2.mpyu.acc.ll.s1" => "__builtin_HEXAGON_M2_mpyu_acc_ll_s1",
848     "llvm.hexagon.M2.mpyu.hh.s0" => "__builtin_HEXAGON_M2_mpyu_hh_s0",
849     "llvm.hexagon.M2.mpyu.hh.s1" => "__builtin_HEXAGON_M2_mpyu_hh_s1",
850     "llvm.hexagon.M2.mpyu.hl.s0" => "__builtin_HEXAGON_M2_mpyu_hl_s0",
851     "llvm.hexagon.M2.mpyu.hl.s1" => "__builtin_HEXAGON_M2_mpyu_hl_s1",
852     "llvm.hexagon.M2.mpyu.lh.s0" => "__builtin_HEXAGON_M2_mpyu_lh_s0",
853     "llvm.hexagon.M2.mpyu.lh.s1" => "__builtin_HEXAGON_M2_mpyu_lh_s1",
854     "llvm.hexagon.M2.mpyu.ll.s0" => "__builtin_HEXAGON_M2_mpyu_ll_s0",
855     "llvm.hexagon.M2.mpyu.ll.s1" => "__builtin_HEXAGON_M2_mpyu_ll_s1",
856     "llvm.hexagon.M2.mpyu.nac.hh.s0" => "__builtin_HEXAGON_M2_mpyu_nac_hh_s0",
857     "llvm.hexagon.M2.mpyu.nac.hh.s1" => "__builtin_HEXAGON_M2_mpyu_nac_hh_s1",
858     "llvm.hexagon.M2.mpyu.nac.hl.s0" => "__builtin_HEXAGON_M2_mpyu_nac_hl_s0",
859     "llvm.hexagon.M2.mpyu.nac.hl.s1" => "__builtin_HEXAGON_M2_mpyu_nac_hl_s1",
860     "llvm.hexagon.M2.mpyu.nac.lh.s0" => "__builtin_HEXAGON_M2_mpyu_nac_lh_s0",
861     "llvm.hexagon.M2.mpyu.nac.lh.s1" => "__builtin_HEXAGON_M2_mpyu_nac_lh_s1",
862     "llvm.hexagon.M2.mpyu.nac.ll.s0" => "__builtin_HEXAGON_M2_mpyu_nac_ll_s0",
863     "llvm.hexagon.M2.mpyu.nac.ll.s1" => "__builtin_HEXAGON_M2_mpyu_nac_ll_s1",
864     "llvm.hexagon.M2.mpyu.up" => "__builtin_HEXAGON_M2_mpyu_up",
865     "llvm.hexagon.M2.mpyud.acc.hh.s0" => "__builtin_HEXAGON_M2_mpyud_acc_hh_s0",
866     "llvm.hexagon.M2.mpyud.acc.hh.s1" => "__builtin_HEXAGON_M2_mpyud_acc_hh_s1",
867     "llvm.hexagon.M2.mpyud.acc.hl.s0" => "__builtin_HEXAGON_M2_mpyud_acc_hl_s0",
868     "llvm.hexagon.M2.mpyud.acc.hl.s1" => "__builtin_HEXAGON_M2_mpyud_acc_hl_s1",
869     "llvm.hexagon.M2.mpyud.acc.lh.s0" => "__builtin_HEXAGON_M2_mpyud_acc_lh_s0",
870     "llvm.hexagon.M2.mpyud.acc.lh.s1" => "__builtin_HEXAGON_M2_mpyud_acc_lh_s1",
871     "llvm.hexagon.M2.mpyud.acc.ll.s0" => "__builtin_HEXAGON_M2_mpyud_acc_ll_s0",
872     "llvm.hexagon.M2.mpyud.acc.ll.s1" => "__builtin_HEXAGON_M2_mpyud_acc_ll_s1",
873     "llvm.hexagon.M2.mpyud.hh.s0" => "__builtin_HEXAGON_M2_mpyud_hh_s0",
874     "llvm.hexagon.M2.mpyud.hh.s1" => "__builtin_HEXAGON_M2_mpyud_hh_s1",
875     "llvm.hexagon.M2.mpyud.hl.s0" => "__builtin_HEXAGON_M2_mpyud_hl_s0",
876     "llvm.hexagon.M2.mpyud.hl.s1" => "__builtin_HEXAGON_M2_mpyud_hl_s1",
877     "llvm.hexagon.M2.mpyud.lh.s0" => "__builtin_HEXAGON_M2_mpyud_lh_s0",
878     "llvm.hexagon.M2.mpyud.lh.s1" => "__builtin_HEXAGON_M2_mpyud_lh_s1",
879     "llvm.hexagon.M2.mpyud.ll.s0" => "__builtin_HEXAGON_M2_mpyud_ll_s0",
880     "llvm.hexagon.M2.mpyud.ll.s1" => "__builtin_HEXAGON_M2_mpyud_ll_s1",
881     "llvm.hexagon.M2.mpyud.nac.hh.s0" => "__builtin_HEXAGON_M2_mpyud_nac_hh_s0",
882     "llvm.hexagon.M2.mpyud.nac.hh.s1" => "__builtin_HEXAGON_M2_mpyud_nac_hh_s1",
883     "llvm.hexagon.M2.mpyud.nac.hl.s0" => "__builtin_HEXAGON_M2_mpyud_nac_hl_s0",
884     "llvm.hexagon.M2.mpyud.nac.hl.s1" => "__builtin_HEXAGON_M2_mpyud_nac_hl_s1",
885     "llvm.hexagon.M2.mpyud.nac.lh.s0" => "__builtin_HEXAGON_M2_mpyud_nac_lh_s0",
886     "llvm.hexagon.M2.mpyud.nac.lh.s1" => "__builtin_HEXAGON_M2_mpyud_nac_lh_s1",
887     "llvm.hexagon.M2.mpyud.nac.ll.s0" => "__builtin_HEXAGON_M2_mpyud_nac_ll_s0",
888     "llvm.hexagon.M2.mpyud.nac.ll.s1" => "__builtin_HEXAGON_M2_mpyud_nac_ll_s1",
889     "llvm.hexagon.M2.mpyui" => "__builtin_HEXAGON_M2_mpyui",
890     "llvm.hexagon.M2.nacci" => "__builtin_HEXAGON_M2_nacci",
891     "llvm.hexagon.M2.naccii" => "__builtin_HEXAGON_M2_naccii",
892     "llvm.hexagon.M2.subacc" => "__builtin_HEXAGON_M2_subacc",
893     "llvm.hexagon.M2.vabsdiffh" => "__builtin_HEXAGON_M2_vabsdiffh",
894     "llvm.hexagon.M2.vabsdiffw" => "__builtin_HEXAGON_M2_vabsdiffw",
895     "llvm.hexagon.M2.vcmac.s0.sat.i" => "__builtin_HEXAGON_M2_vcmac_s0_sat_i",
896     "llvm.hexagon.M2.vcmac.s0.sat.r" => "__builtin_HEXAGON_M2_vcmac_s0_sat_r",
897     "llvm.hexagon.M2.vcmpy.s0.sat.i" => "__builtin_HEXAGON_M2_vcmpy_s0_sat_i",
898     "llvm.hexagon.M2.vcmpy.s0.sat.r" => "__builtin_HEXAGON_M2_vcmpy_s0_sat_r",
899     "llvm.hexagon.M2.vcmpy.s1.sat.i" => "__builtin_HEXAGON_M2_vcmpy_s1_sat_i",
900     "llvm.hexagon.M2.vcmpy.s1.sat.r" => "__builtin_HEXAGON_M2_vcmpy_s1_sat_r",
901     "llvm.hexagon.M2.vdmacs.s0" => "__builtin_HEXAGON_M2_vdmacs_s0",
902     "llvm.hexagon.M2.vdmacs.s1" => "__builtin_HEXAGON_M2_vdmacs_s1",
903     "llvm.hexagon.M2.vdmpyrs.s0" => "__builtin_HEXAGON_M2_vdmpyrs_s0",
904     "llvm.hexagon.M2.vdmpyrs.s1" => "__builtin_HEXAGON_M2_vdmpyrs_s1",
905     "llvm.hexagon.M2.vdmpys.s0" => "__builtin_HEXAGON_M2_vdmpys_s0",
906     "llvm.hexagon.M2.vdmpys.s1" => "__builtin_HEXAGON_M2_vdmpys_s1",
907     "llvm.hexagon.M2.vmac2" => "__builtin_HEXAGON_M2_vmac2",
908     "llvm.hexagon.M2.vmac2es" => "__builtin_HEXAGON_M2_vmac2es",
909     "llvm.hexagon.M2.vmac2es.s0" => "__builtin_HEXAGON_M2_vmac2es_s0",
910     "llvm.hexagon.M2.vmac2es.s1" => "__builtin_HEXAGON_M2_vmac2es_s1",
911     "llvm.hexagon.M2.vmac2s.s0" => "__builtin_HEXAGON_M2_vmac2s_s0",
912     "llvm.hexagon.M2.vmac2s.s1" => "__builtin_HEXAGON_M2_vmac2s_s1",
913     "llvm.hexagon.M2.vmac2su.s0" => "__builtin_HEXAGON_M2_vmac2su_s0",
914     "llvm.hexagon.M2.vmac2su.s1" => "__builtin_HEXAGON_M2_vmac2su_s1",
915     "llvm.hexagon.M2.vmpy2es.s0" => "__builtin_HEXAGON_M2_vmpy2es_s0",
916     "llvm.hexagon.M2.vmpy2es.s1" => "__builtin_HEXAGON_M2_vmpy2es_s1",
917     "llvm.hexagon.M2.vmpy2s.s0" => "__builtin_HEXAGON_M2_vmpy2s_s0",
918     "llvm.hexagon.M2.vmpy2s.s0pack" => "__builtin_HEXAGON_M2_vmpy2s_s0pack",
919     "llvm.hexagon.M2.vmpy2s.s1" => "__builtin_HEXAGON_M2_vmpy2s_s1",
920     "llvm.hexagon.M2.vmpy2s.s1pack" => "__builtin_HEXAGON_M2_vmpy2s_s1pack",
921     "llvm.hexagon.M2.vmpy2su.s0" => "__builtin_HEXAGON_M2_vmpy2su_s0",
922     "llvm.hexagon.M2.vmpy2su.s1" => "__builtin_HEXAGON_M2_vmpy2su_s1",
923     "llvm.hexagon.M2.vraddh" => "__builtin_HEXAGON_M2_vraddh",
924     "llvm.hexagon.M2.vradduh" => "__builtin_HEXAGON_M2_vradduh",
925     "llvm.hexagon.M2.vrcmaci.s0" => "__builtin_HEXAGON_M2_vrcmaci_s0",
926     "llvm.hexagon.M2.vrcmaci.s0c" => "__builtin_HEXAGON_M2_vrcmaci_s0c",
927     "llvm.hexagon.M2.vrcmacr.s0" => "__builtin_HEXAGON_M2_vrcmacr_s0",
928     "llvm.hexagon.M2.vrcmacr.s0c" => "__builtin_HEXAGON_M2_vrcmacr_s0c",
929     "llvm.hexagon.M2.vrcmpyi.s0" => "__builtin_HEXAGON_M2_vrcmpyi_s0",
930     "llvm.hexagon.M2.vrcmpyi.s0c" => "__builtin_HEXAGON_M2_vrcmpyi_s0c",
931     "llvm.hexagon.M2.vrcmpyr.s0" => "__builtin_HEXAGON_M2_vrcmpyr_s0",
932     "llvm.hexagon.M2.vrcmpyr.s0c" => "__builtin_HEXAGON_M2_vrcmpyr_s0c",
933     "llvm.hexagon.M2.vrcmpys.acc.s1" => "__builtin_HEXAGON_M2_vrcmpys_acc_s1",
934     "llvm.hexagon.M2.vrcmpys.s1" => "__builtin_HEXAGON_M2_vrcmpys_s1",
935     "llvm.hexagon.M2.vrcmpys.s1rp" => "__builtin_HEXAGON_M2_vrcmpys_s1rp",
936     "llvm.hexagon.M2.vrmac.s0" => "__builtin_HEXAGON_M2_vrmac_s0",
937     "llvm.hexagon.M2.vrmpy.s0" => "__builtin_HEXAGON_M2_vrmpy_s0",
938     "llvm.hexagon.M2.xor.xacc" => "__builtin_HEXAGON_M2_xor_xacc",
939     "llvm.hexagon.M4.and.and" => "__builtin_HEXAGON_M4_and_and",
940     "llvm.hexagon.M4.and.andn" => "__builtin_HEXAGON_M4_and_andn",
941     "llvm.hexagon.M4.and.or" => "__builtin_HEXAGON_M4_and_or",
942     "llvm.hexagon.M4.and.xor" => "__builtin_HEXAGON_M4_and_xor",
943     "llvm.hexagon.M4.cmpyi.wh" => "__builtin_HEXAGON_M4_cmpyi_wh",
944     "llvm.hexagon.M4.cmpyi.whc" => "__builtin_HEXAGON_M4_cmpyi_whc",
945     "llvm.hexagon.M4.cmpyr.wh" => "__builtin_HEXAGON_M4_cmpyr_wh",
946     "llvm.hexagon.M4.cmpyr.whc" => "__builtin_HEXAGON_M4_cmpyr_whc",
947     "llvm.hexagon.M4.mac.up.s1.sat" => "__builtin_HEXAGON_M4_mac_up_s1_sat",
948     "llvm.hexagon.M4.mpyri.addi" => "__builtin_HEXAGON_M4_mpyri_addi",
949     "llvm.hexagon.M4.mpyri.addr" => "__builtin_HEXAGON_M4_mpyri_addr",
950     "llvm.hexagon.M4.mpyri.addr.u2" => "__builtin_HEXAGON_M4_mpyri_addr_u2",
951     "llvm.hexagon.M4.mpyrr.addi" => "__builtin_HEXAGON_M4_mpyrr_addi",
952     "llvm.hexagon.M4.mpyrr.addr" => "__builtin_HEXAGON_M4_mpyrr_addr",
953     "llvm.hexagon.M4.nac.up.s1.sat" => "__builtin_HEXAGON_M4_nac_up_s1_sat",
954     "llvm.hexagon.M4.or.and" => "__builtin_HEXAGON_M4_or_and",
955     "llvm.hexagon.M4.or.andn" => "__builtin_HEXAGON_M4_or_andn",
956     "llvm.hexagon.M4.or.or" => "__builtin_HEXAGON_M4_or_or",
957     "llvm.hexagon.M4.or.xor" => "__builtin_HEXAGON_M4_or_xor",
958     "llvm.hexagon.M4.pmpyw" => "__builtin_HEXAGON_M4_pmpyw",
959     "llvm.hexagon.M4.pmpyw.acc" => "__builtin_HEXAGON_M4_pmpyw_acc",
960     "llvm.hexagon.M4.vpmpyh" => "__builtin_HEXAGON_M4_vpmpyh",
961     "llvm.hexagon.M4.vpmpyh.acc" => "__builtin_HEXAGON_M4_vpmpyh_acc",
962     "llvm.hexagon.M4.vrmpyeh.acc.s0" => "__builtin_HEXAGON_M4_vrmpyeh_acc_s0",
963     "llvm.hexagon.M4.vrmpyeh.acc.s1" => "__builtin_HEXAGON_M4_vrmpyeh_acc_s1",
964     "llvm.hexagon.M4.vrmpyeh.s0" => "__builtin_HEXAGON_M4_vrmpyeh_s0",
965     "llvm.hexagon.M4.vrmpyeh.s1" => "__builtin_HEXAGON_M4_vrmpyeh_s1",
966     "llvm.hexagon.M4.vrmpyoh.acc.s0" => "__builtin_HEXAGON_M4_vrmpyoh_acc_s0",
967     "llvm.hexagon.M4.vrmpyoh.acc.s1" => "__builtin_HEXAGON_M4_vrmpyoh_acc_s1",
968     "llvm.hexagon.M4.vrmpyoh.s0" => "__builtin_HEXAGON_M4_vrmpyoh_s0",
969     "llvm.hexagon.M4.vrmpyoh.s1" => "__builtin_HEXAGON_M4_vrmpyoh_s1",
970     "llvm.hexagon.M4.xor.and" => "__builtin_HEXAGON_M4_xor_and",
971     "llvm.hexagon.M4.xor.andn" => "__builtin_HEXAGON_M4_xor_andn",
972     "llvm.hexagon.M4.xor.or" => "__builtin_HEXAGON_M4_xor_or",
973     "llvm.hexagon.M4.xor.xacc" => "__builtin_HEXAGON_M4_xor_xacc",
974     "llvm.hexagon.M5.vdmacbsu" => "__builtin_HEXAGON_M5_vdmacbsu",
975     "llvm.hexagon.M5.vdmpybsu" => "__builtin_HEXAGON_M5_vdmpybsu",
976     "llvm.hexagon.M5.vmacbsu" => "__builtin_HEXAGON_M5_vmacbsu",
977     "llvm.hexagon.M5.vmacbuu" => "__builtin_HEXAGON_M5_vmacbuu",
978     "llvm.hexagon.M5.vmpybsu" => "__builtin_HEXAGON_M5_vmpybsu",
979     "llvm.hexagon.M5.vmpybuu" => "__builtin_HEXAGON_M5_vmpybuu",
980     "llvm.hexagon.M5.vrmacbsu" => "__builtin_HEXAGON_M5_vrmacbsu",
981     "llvm.hexagon.M5.vrmacbuu" => "__builtin_HEXAGON_M5_vrmacbuu",
982     "llvm.hexagon.M5.vrmpybsu" => "__builtin_HEXAGON_M5_vrmpybsu",
983     "llvm.hexagon.M5.vrmpybuu" => "__builtin_HEXAGON_M5_vrmpybuu",
984     "llvm.hexagon.M6.vabsdiffb" => "__builtin_HEXAGON_M6_vabsdiffb",
985     "llvm.hexagon.M6.vabsdiffub" => "__builtin_HEXAGON_M6_vabsdiffub",
986     "llvm.hexagon.M7.dcmpyiw" => "__builtin_HEXAGON_M7_dcmpyiw",
987     "llvm.hexagon.M7.dcmpyiw.acc" => "__builtin_HEXAGON_M7_dcmpyiw_acc",
988     "llvm.hexagon.M7.dcmpyiwc" => "__builtin_HEXAGON_M7_dcmpyiwc",
989     "llvm.hexagon.M7.dcmpyiwc.acc" => "__builtin_HEXAGON_M7_dcmpyiwc_acc",
990     "llvm.hexagon.M7.dcmpyrw" => "__builtin_HEXAGON_M7_dcmpyrw",
991     "llvm.hexagon.M7.dcmpyrw.acc" => "__builtin_HEXAGON_M7_dcmpyrw_acc",
992     "llvm.hexagon.M7.dcmpyrwc" => "__builtin_HEXAGON_M7_dcmpyrwc",
993     "llvm.hexagon.M7.dcmpyrwc.acc" => "__builtin_HEXAGON_M7_dcmpyrwc_acc",
994     "llvm.hexagon.M7.vdmpy" => "__builtin_HEXAGON_M7_vdmpy",
995     "llvm.hexagon.M7.vdmpy.acc" => "__builtin_HEXAGON_M7_vdmpy_acc",
996     "llvm.hexagon.M7.wcmpyiw" => "__builtin_HEXAGON_M7_wcmpyiw",
997     "llvm.hexagon.M7.wcmpyiw.rnd" => "__builtin_HEXAGON_M7_wcmpyiw_rnd",
998     "llvm.hexagon.M7.wcmpyiwc" => "__builtin_HEXAGON_M7_wcmpyiwc",
999     "llvm.hexagon.M7.wcmpyiwc.rnd" => "__builtin_HEXAGON_M7_wcmpyiwc_rnd",
1000     "llvm.hexagon.M7.wcmpyrw" => "__builtin_HEXAGON_M7_wcmpyrw",
1001     "llvm.hexagon.M7.wcmpyrw.rnd" => "__builtin_HEXAGON_M7_wcmpyrw_rnd",
1002     "llvm.hexagon.M7.wcmpyrwc" => "__builtin_HEXAGON_M7_wcmpyrwc",
1003     "llvm.hexagon.M7.wcmpyrwc.rnd" => "__builtin_HEXAGON_M7_wcmpyrwc_rnd",
1004     "llvm.hexagon.S2.addasl.rrri" => "__builtin_HEXAGON_S2_addasl_rrri",
1005     "llvm.hexagon.S2.asl.i.p" => "__builtin_HEXAGON_S2_asl_i_p",
1006     "llvm.hexagon.S2.asl.i.p.acc" => "__builtin_HEXAGON_S2_asl_i_p_acc",
1007     "llvm.hexagon.S2.asl.i.p.and" => "__builtin_HEXAGON_S2_asl_i_p_and",
1008     "llvm.hexagon.S2.asl.i.p.nac" => "__builtin_HEXAGON_S2_asl_i_p_nac",
1009     "llvm.hexagon.S2.asl.i.p.or" => "__builtin_HEXAGON_S2_asl_i_p_or",
1010     "llvm.hexagon.S2.asl.i.p.xacc" => "__builtin_HEXAGON_S2_asl_i_p_xacc",
1011     "llvm.hexagon.S2.asl.i.r" => "__builtin_HEXAGON_S2_asl_i_r",
1012     "llvm.hexagon.S2.asl.i.r.acc" => "__builtin_HEXAGON_S2_asl_i_r_acc",
1013     "llvm.hexagon.S2.asl.i.r.and" => "__builtin_HEXAGON_S2_asl_i_r_and",
1014     "llvm.hexagon.S2.asl.i.r.nac" => "__builtin_HEXAGON_S2_asl_i_r_nac",
1015     "llvm.hexagon.S2.asl.i.r.or" => "__builtin_HEXAGON_S2_asl_i_r_or",
1016     "llvm.hexagon.S2.asl.i.r.sat" => "__builtin_HEXAGON_S2_asl_i_r_sat",
1017     "llvm.hexagon.S2.asl.i.r.xacc" => "__builtin_HEXAGON_S2_asl_i_r_xacc",
1018     "llvm.hexagon.S2.asl.i.vh" => "__builtin_HEXAGON_S2_asl_i_vh",
1019     "llvm.hexagon.S2.asl.i.vw" => "__builtin_HEXAGON_S2_asl_i_vw",
1020     "llvm.hexagon.S2.asl.r.p" => "__builtin_HEXAGON_S2_asl_r_p",
1021     "llvm.hexagon.S2.asl.r.p.acc" => "__builtin_HEXAGON_S2_asl_r_p_acc",
1022     "llvm.hexagon.S2.asl.r.p.and" => "__builtin_HEXAGON_S2_asl_r_p_and",
1023     "llvm.hexagon.S2.asl.r.p.nac" => "__builtin_HEXAGON_S2_asl_r_p_nac",
1024     "llvm.hexagon.S2.asl.r.p.or" => "__builtin_HEXAGON_S2_asl_r_p_or",
1025     "llvm.hexagon.S2.asl.r.p.xor" => "__builtin_HEXAGON_S2_asl_r_p_xor",
1026     "llvm.hexagon.S2.asl.r.r" => "__builtin_HEXAGON_S2_asl_r_r",
1027     "llvm.hexagon.S2.asl.r.r.acc" => "__builtin_HEXAGON_S2_asl_r_r_acc",
1028     "llvm.hexagon.S2.asl.r.r.and" => "__builtin_HEXAGON_S2_asl_r_r_and",
1029     "llvm.hexagon.S2.asl.r.r.nac" => "__builtin_HEXAGON_S2_asl_r_r_nac",
1030     "llvm.hexagon.S2.asl.r.r.or" => "__builtin_HEXAGON_S2_asl_r_r_or",
1031     "llvm.hexagon.S2.asl.r.r.sat" => "__builtin_HEXAGON_S2_asl_r_r_sat",
1032     "llvm.hexagon.S2.asl.r.vh" => "__builtin_HEXAGON_S2_asl_r_vh",
1033     "llvm.hexagon.S2.asl.r.vw" => "__builtin_HEXAGON_S2_asl_r_vw",
1034     "llvm.hexagon.S2.asr.i.p" => "__builtin_HEXAGON_S2_asr_i_p",
1035     "llvm.hexagon.S2.asr.i.p.acc" => "__builtin_HEXAGON_S2_asr_i_p_acc",
1036     "llvm.hexagon.S2.asr.i.p.and" => "__builtin_HEXAGON_S2_asr_i_p_and",
1037     "llvm.hexagon.S2.asr.i.p.nac" => "__builtin_HEXAGON_S2_asr_i_p_nac",
1038     "llvm.hexagon.S2.asr.i.p.or" => "__builtin_HEXAGON_S2_asr_i_p_or",
1039     "llvm.hexagon.S2.asr.i.p.rnd" => "__builtin_HEXAGON_S2_asr_i_p_rnd",
1040     "llvm.hexagon.S2.asr.i.p.rnd.goodsyntax" => "__builtin_HEXAGON_S2_asr_i_p_rnd_goodsyntax",
1041     "llvm.hexagon.S2.asr.i.r" => "__builtin_HEXAGON_S2_asr_i_r",
1042     "llvm.hexagon.S2.asr.i.r.acc" => "__builtin_HEXAGON_S2_asr_i_r_acc",
1043     "llvm.hexagon.S2.asr.i.r.and" => "__builtin_HEXAGON_S2_asr_i_r_and",
1044     "llvm.hexagon.S2.asr.i.r.nac" => "__builtin_HEXAGON_S2_asr_i_r_nac",
1045     "llvm.hexagon.S2.asr.i.r.or" => "__builtin_HEXAGON_S2_asr_i_r_or",
1046     "llvm.hexagon.S2.asr.i.r.rnd" => "__builtin_HEXAGON_S2_asr_i_r_rnd",
1047     "llvm.hexagon.S2.asr.i.r.rnd.goodsyntax" => "__builtin_HEXAGON_S2_asr_i_r_rnd_goodsyntax",
1048     "llvm.hexagon.S2.asr.i.svw.trun" => "__builtin_HEXAGON_S2_asr_i_svw_trun",
1049     "llvm.hexagon.S2.asr.i.vh" => "__builtin_HEXAGON_S2_asr_i_vh",
1050     "llvm.hexagon.S2.asr.i.vw" => "__builtin_HEXAGON_S2_asr_i_vw",
1051     "llvm.hexagon.S2.asr.r.p" => "__builtin_HEXAGON_S2_asr_r_p",
1052     "llvm.hexagon.S2.asr.r.p.acc" => "__builtin_HEXAGON_S2_asr_r_p_acc",
1053     "llvm.hexagon.S2.asr.r.p.and" => "__builtin_HEXAGON_S2_asr_r_p_and",
1054     "llvm.hexagon.S2.asr.r.p.nac" => "__builtin_HEXAGON_S2_asr_r_p_nac",
1055     "llvm.hexagon.S2.asr.r.p.or" => "__builtin_HEXAGON_S2_asr_r_p_or",
1056     "llvm.hexagon.S2.asr.r.p.xor" => "__builtin_HEXAGON_S2_asr_r_p_xor",
1057     "llvm.hexagon.S2.asr.r.r" => "__builtin_HEXAGON_S2_asr_r_r",
1058     "llvm.hexagon.S2.asr.r.r.acc" => "__builtin_HEXAGON_S2_asr_r_r_acc",
1059     "llvm.hexagon.S2.asr.r.r.and" => "__builtin_HEXAGON_S2_asr_r_r_and",
1060     "llvm.hexagon.S2.asr.r.r.nac" => "__builtin_HEXAGON_S2_asr_r_r_nac",
1061     "llvm.hexagon.S2.asr.r.r.or" => "__builtin_HEXAGON_S2_asr_r_r_or",
1062     "llvm.hexagon.S2.asr.r.r.sat" => "__builtin_HEXAGON_S2_asr_r_r_sat",
1063     "llvm.hexagon.S2.asr.r.svw.trun" => "__builtin_HEXAGON_S2_asr_r_svw_trun",
1064     "llvm.hexagon.S2.asr.r.vh" => "__builtin_HEXAGON_S2_asr_r_vh",
1065     "llvm.hexagon.S2.asr.r.vw" => "__builtin_HEXAGON_S2_asr_r_vw",
1066     "llvm.hexagon.S2.brev" => "__builtin_HEXAGON_S2_brev",
1067     "llvm.hexagon.S2.brevp" => "__builtin_HEXAGON_S2_brevp",
1068     "llvm.hexagon.S2.cabacencbin" => "__builtin_HEXAGON_S2_cabacencbin",
1069     "llvm.hexagon.S2.cl0" => "__builtin_HEXAGON_S2_cl0",
1070     "llvm.hexagon.S2.cl0p" => "__builtin_HEXAGON_S2_cl0p",
1071     "llvm.hexagon.S2.cl1" => "__builtin_HEXAGON_S2_cl1",
1072     "llvm.hexagon.S2.cl1p" => "__builtin_HEXAGON_S2_cl1p",
1073     "llvm.hexagon.S2.clb" => "__builtin_HEXAGON_S2_clb",
1074     "llvm.hexagon.S2.clbnorm" => "__builtin_HEXAGON_S2_clbnorm",
1075     "llvm.hexagon.S2.clbp" => "__builtin_HEXAGON_S2_clbp",
1076     "llvm.hexagon.S2.clrbit.i" => "__builtin_HEXAGON_S2_clrbit_i",
1077     "llvm.hexagon.S2.clrbit.r" => "__builtin_HEXAGON_S2_clrbit_r",
1078     "llvm.hexagon.S2.ct0" => "__builtin_HEXAGON_S2_ct0",
1079     "llvm.hexagon.S2.ct0p" => "__builtin_HEXAGON_S2_ct0p",
1080     "llvm.hexagon.S2.ct1" => "__builtin_HEXAGON_S2_ct1",
1081     "llvm.hexagon.S2.ct1p" => "__builtin_HEXAGON_S2_ct1p",
1082     "llvm.hexagon.S2.deinterleave" => "__builtin_HEXAGON_S2_deinterleave",
1083     "llvm.hexagon.S2.extractu" => "__builtin_HEXAGON_S2_extractu",
1084     "llvm.hexagon.S2.extractu.rp" => "__builtin_HEXAGON_S2_extractu_rp",
1085     "llvm.hexagon.S2.extractup" => "__builtin_HEXAGON_S2_extractup",
1086     "llvm.hexagon.S2.extractup.rp" => "__builtin_HEXAGON_S2_extractup_rp",
1087     "llvm.hexagon.S2.insert" => "__builtin_HEXAGON_S2_insert",
1088     "llvm.hexagon.S2.insert.rp" => "__builtin_HEXAGON_S2_insert_rp",
1089     "llvm.hexagon.S2.insertp" => "__builtin_HEXAGON_S2_insertp",
1090     "llvm.hexagon.S2.insertp.rp" => "__builtin_HEXAGON_S2_insertp_rp",
1091     "llvm.hexagon.S2.interleave" => "__builtin_HEXAGON_S2_interleave",
1092     "llvm.hexagon.S2.lfsp" => "__builtin_HEXAGON_S2_lfsp",
1093     "llvm.hexagon.S2.lsl.r.p" => "__builtin_HEXAGON_S2_lsl_r_p",
1094     "llvm.hexagon.S2.lsl.r.p.acc" => "__builtin_HEXAGON_S2_lsl_r_p_acc",
1095     "llvm.hexagon.S2.lsl.r.p.and" => "__builtin_HEXAGON_S2_lsl_r_p_and",
1096     "llvm.hexagon.S2.lsl.r.p.nac" => "__builtin_HEXAGON_S2_lsl_r_p_nac",
1097     "llvm.hexagon.S2.lsl.r.p.or" => "__builtin_HEXAGON_S2_lsl_r_p_or",
1098     "llvm.hexagon.S2.lsl.r.p.xor" => "__builtin_HEXAGON_S2_lsl_r_p_xor",
1099     "llvm.hexagon.S2.lsl.r.r" => "__builtin_HEXAGON_S2_lsl_r_r",
1100     "llvm.hexagon.S2.lsl.r.r.acc" => "__builtin_HEXAGON_S2_lsl_r_r_acc",
1101     "llvm.hexagon.S2.lsl.r.r.and" => "__builtin_HEXAGON_S2_lsl_r_r_and",
1102     "llvm.hexagon.S2.lsl.r.r.nac" => "__builtin_HEXAGON_S2_lsl_r_r_nac",
1103     "llvm.hexagon.S2.lsl.r.r.or" => "__builtin_HEXAGON_S2_lsl_r_r_or",
1104     "llvm.hexagon.S2.lsl.r.vh" => "__builtin_HEXAGON_S2_lsl_r_vh",
1105     "llvm.hexagon.S2.lsl.r.vw" => "__builtin_HEXAGON_S2_lsl_r_vw",
1106     "llvm.hexagon.S2.lsr.i.p" => "__builtin_HEXAGON_S2_lsr_i_p",
1107     "llvm.hexagon.S2.lsr.i.p.acc" => "__builtin_HEXAGON_S2_lsr_i_p_acc",
1108     "llvm.hexagon.S2.lsr.i.p.and" => "__builtin_HEXAGON_S2_lsr_i_p_and",
1109     "llvm.hexagon.S2.lsr.i.p.nac" => "__builtin_HEXAGON_S2_lsr_i_p_nac",
1110     "llvm.hexagon.S2.lsr.i.p.or" => "__builtin_HEXAGON_S2_lsr_i_p_or",
1111     "llvm.hexagon.S2.lsr.i.p.xacc" => "__builtin_HEXAGON_S2_lsr_i_p_xacc",
1112     "llvm.hexagon.S2.lsr.i.r" => "__builtin_HEXAGON_S2_lsr_i_r",
1113     "llvm.hexagon.S2.lsr.i.r.acc" => "__builtin_HEXAGON_S2_lsr_i_r_acc",
1114     "llvm.hexagon.S2.lsr.i.r.and" => "__builtin_HEXAGON_S2_lsr_i_r_and",
1115     "llvm.hexagon.S2.lsr.i.r.nac" => "__builtin_HEXAGON_S2_lsr_i_r_nac",
1116     "llvm.hexagon.S2.lsr.i.r.or" => "__builtin_HEXAGON_S2_lsr_i_r_or",
1117     "llvm.hexagon.S2.lsr.i.r.xacc" => "__builtin_HEXAGON_S2_lsr_i_r_xacc",
1118     "llvm.hexagon.S2.lsr.i.vh" => "__builtin_HEXAGON_S2_lsr_i_vh",
1119     "llvm.hexagon.S2.lsr.i.vw" => "__builtin_HEXAGON_S2_lsr_i_vw",
1120     "llvm.hexagon.S2.lsr.r.p" => "__builtin_HEXAGON_S2_lsr_r_p",
1121     "llvm.hexagon.S2.lsr.r.p.acc" => "__builtin_HEXAGON_S2_lsr_r_p_acc",
1122     "llvm.hexagon.S2.lsr.r.p.and" => "__builtin_HEXAGON_S2_lsr_r_p_and",
1123     "llvm.hexagon.S2.lsr.r.p.nac" => "__builtin_HEXAGON_S2_lsr_r_p_nac",
1124     "llvm.hexagon.S2.lsr.r.p.or" => "__builtin_HEXAGON_S2_lsr_r_p_or",
1125     "llvm.hexagon.S2.lsr.r.p.xor" => "__builtin_HEXAGON_S2_lsr_r_p_xor",
1126     "llvm.hexagon.S2.lsr.r.r" => "__builtin_HEXAGON_S2_lsr_r_r",
1127     "llvm.hexagon.S2.lsr.r.r.acc" => "__builtin_HEXAGON_S2_lsr_r_r_acc",
1128     "llvm.hexagon.S2.lsr.r.r.and" => "__builtin_HEXAGON_S2_lsr_r_r_and",
1129     "llvm.hexagon.S2.lsr.r.r.nac" => "__builtin_HEXAGON_S2_lsr_r_r_nac",
1130     "llvm.hexagon.S2.lsr.r.r.or" => "__builtin_HEXAGON_S2_lsr_r_r_or",
1131     "llvm.hexagon.S2.lsr.r.vh" => "__builtin_HEXAGON_S2_lsr_r_vh",
1132     "llvm.hexagon.S2.lsr.r.vw" => "__builtin_HEXAGON_S2_lsr_r_vw",
1133     "llvm.hexagon.S2.mask" => "__builtin_HEXAGON_S2_mask",
1134     "llvm.hexagon.S2.packhl" => "__builtin_HEXAGON_S2_packhl",
1135     "llvm.hexagon.S2.parityp" => "__builtin_HEXAGON_S2_parityp",
1136     "llvm.hexagon.S2.setbit.i" => "__builtin_HEXAGON_S2_setbit_i",
1137     "llvm.hexagon.S2.setbit.r" => "__builtin_HEXAGON_S2_setbit_r",
1138     "llvm.hexagon.S2.shuffeb" => "__builtin_HEXAGON_S2_shuffeb",
1139     "llvm.hexagon.S2.shuffeh" => "__builtin_HEXAGON_S2_shuffeh",
1140     "llvm.hexagon.S2.shuffob" => "__builtin_HEXAGON_S2_shuffob",
1141     "llvm.hexagon.S2.shuffoh" => "__builtin_HEXAGON_S2_shuffoh",
1142     "llvm.hexagon.S2.storerb.pbr" => "__builtin_brev_stb",
1143     "llvm.hexagon.S2.storerd.pbr" => "__builtin_brev_std",
1144     "llvm.hexagon.S2.storerf.pbr" => "__builtin_brev_sthhi",
1145     "llvm.hexagon.S2.storerh.pbr" => "__builtin_brev_sth",
1146     "llvm.hexagon.S2.storeri.pbr" => "__builtin_brev_stw",
1147     "llvm.hexagon.S2.storew.locked" => "__builtin_HEXAGON_S2_storew_locked",
1148     "llvm.hexagon.S2.svsathb" => "__builtin_HEXAGON_S2_svsathb",
1149     "llvm.hexagon.S2.svsathub" => "__builtin_HEXAGON_S2_svsathub",
1150     "llvm.hexagon.S2.tableidxb.goodsyntax" => "__builtin_HEXAGON_S2_tableidxb_goodsyntax",
1151     "llvm.hexagon.S2.tableidxd.goodsyntax" => "__builtin_HEXAGON_S2_tableidxd_goodsyntax",
1152     "llvm.hexagon.S2.tableidxh.goodsyntax" => "__builtin_HEXAGON_S2_tableidxh_goodsyntax",
1153     "llvm.hexagon.S2.tableidxw.goodsyntax" => "__builtin_HEXAGON_S2_tableidxw_goodsyntax",
1154     "llvm.hexagon.S2.togglebit.i" => "__builtin_HEXAGON_S2_togglebit_i",
1155     "llvm.hexagon.S2.togglebit.r" => "__builtin_HEXAGON_S2_togglebit_r",
1156     "llvm.hexagon.S2.tstbit.i" => "__builtin_HEXAGON_S2_tstbit_i",
1157     "llvm.hexagon.S2.tstbit.r" => "__builtin_HEXAGON_S2_tstbit_r",
1158     "llvm.hexagon.S2.valignib" => "__builtin_HEXAGON_S2_valignib",
1159     "llvm.hexagon.S2.valignrb" => "__builtin_HEXAGON_S2_valignrb",
1160     "llvm.hexagon.S2.vcnegh" => "__builtin_HEXAGON_S2_vcnegh",
1161     "llvm.hexagon.S2.vcrotate" => "__builtin_HEXAGON_S2_vcrotate",
1162     "llvm.hexagon.S2.vrcnegh" => "__builtin_HEXAGON_S2_vrcnegh",
1163     "llvm.hexagon.S2.vrndpackwh" => "__builtin_HEXAGON_S2_vrndpackwh",
1164     "llvm.hexagon.S2.vrndpackwhs" => "__builtin_HEXAGON_S2_vrndpackwhs",
1165     "llvm.hexagon.S2.vsathb" => "__builtin_HEXAGON_S2_vsathb",
1166     "llvm.hexagon.S2.vsathb.nopack" => "__builtin_HEXAGON_S2_vsathb_nopack",
1167     "llvm.hexagon.S2.vsathub" => "__builtin_HEXAGON_S2_vsathub",
1168     "llvm.hexagon.S2.vsathub.nopack" => "__builtin_HEXAGON_S2_vsathub_nopack",
1169     "llvm.hexagon.S2.vsatwh" => "__builtin_HEXAGON_S2_vsatwh",
1170     "llvm.hexagon.S2.vsatwh.nopack" => "__builtin_HEXAGON_S2_vsatwh_nopack",
1171     "llvm.hexagon.S2.vsatwuh" => "__builtin_HEXAGON_S2_vsatwuh",
1172     "llvm.hexagon.S2.vsatwuh.nopack" => "__builtin_HEXAGON_S2_vsatwuh_nopack",
1173     "llvm.hexagon.S2.vsplatrb" => "__builtin_HEXAGON_S2_vsplatrb",
1174     "llvm.hexagon.S2.vsplatrh" => "__builtin_HEXAGON_S2_vsplatrh",
1175     "llvm.hexagon.S2.vspliceib" => "__builtin_HEXAGON_S2_vspliceib",
1176     "llvm.hexagon.S2.vsplicerb" => "__builtin_HEXAGON_S2_vsplicerb",
1177     "llvm.hexagon.S2.vsxtbh" => "__builtin_HEXAGON_S2_vsxtbh",
1178     "llvm.hexagon.S2.vsxthw" => "__builtin_HEXAGON_S2_vsxthw",
1179     "llvm.hexagon.S2.vtrunehb" => "__builtin_HEXAGON_S2_vtrunehb",
1180     "llvm.hexagon.S2.vtrunewh" => "__builtin_HEXAGON_S2_vtrunewh",
1181     "llvm.hexagon.S2.vtrunohb" => "__builtin_HEXAGON_S2_vtrunohb",
1182     "llvm.hexagon.S2.vtrunowh" => "__builtin_HEXAGON_S2_vtrunowh",
1183     "llvm.hexagon.S2.vzxtbh" => "__builtin_HEXAGON_S2_vzxtbh",
1184     "llvm.hexagon.S2.vzxthw" => "__builtin_HEXAGON_S2_vzxthw",
1185     "llvm.hexagon.S4.addaddi" => "__builtin_HEXAGON_S4_addaddi",
1186     "llvm.hexagon.S4.addi.asl.ri" => "__builtin_HEXAGON_S4_addi_asl_ri",
1187     "llvm.hexagon.S4.addi.lsr.ri" => "__builtin_HEXAGON_S4_addi_lsr_ri",
1188     "llvm.hexagon.S4.andi.asl.ri" => "__builtin_HEXAGON_S4_andi_asl_ri",
1189     "llvm.hexagon.S4.andi.lsr.ri" => "__builtin_HEXAGON_S4_andi_lsr_ri",
1190     "llvm.hexagon.S4.clbaddi" => "__builtin_HEXAGON_S4_clbaddi",
1191     "llvm.hexagon.S4.clbpaddi" => "__builtin_HEXAGON_S4_clbpaddi",
1192     "llvm.hexagon.S4.clbpnorm" => "__builtin_HEXAGON_S4_clbpnorm",
1193     "llvm.hexagon.S4.extract" => "__builtin_HEXAGON_S4_extract",
1194     "llvm.hexagon.S4.extract.rp" => "__builtin_HEXAGON_S4_extract_rp",
1195     "llvm.hexagon.S4.extractp" => "__builtin_HEXAGON_S4_extractp",
1196     "llvm.hexagon.S4.extractp.rp" => "__builtin_HEXAGON_S4_extractp_rp",
1197     "llvm.hexagon.S4.lsli" => "__builtin_HEXAGON_S4_lsli",
1198     "llvm.hexagon.S4.ntstbit.i" => "__builtin_HEXAGON_S4_ntstbit_i",
1199     "llvm.hexagon.S4.ntstbit.r" => "__builtin_HEXAGON_S4_ntstbit_r",
1200     "llvm.hexagon.S4.or.andi" => "__builtin_HEXAGON_S4_or_andi",
1201     "llvm.hexagon.S4.or.andix" => "__builtin_HEXAGON_S4_or_andix",
1202     "llvm.hexagon.S4.or.ori" => "__builtin_HEXAGON_S4_or_ori",
1203     "llvm.hexagon.S4.ori.asl.ri" => "__builtin_HEXAGON_S4_ori_asl_ri",
1204     "llvm.hexagon.S4.ori.lsr.ri" => "__builtin_HEXAGON_S4_ori_lsr_ri",
1205     "llvm.hexagon.S4.parity" => "__builtin_HEXAGON_S4_parity",
1206     "llvm.hexagon.S4.stored.locked" => "__builtin_HEXAGON_S4_stored_locked",
1207     "llvm.hexagon.S4.subaddi" => "__builtin_HEXAGON_S4_subaddi",
1208     "llvm.hexagon.S4.subi.asl.ri" => "__builtin_HEXAGON_S4_subi_asl_ri",
1209     "llvm.hexagon.S4.subi.lsr.ri" => "__builtin_HEXAGON_S4_subi_lsr_ri",
1210     "llvm.hexagon.S4.vrcrotate" => "__builtin_HEXAGON_S4_vrcrotate",
1211     "llvm.hexagon.S4.vrcrotate.acc" => "__builtin_HEXAGON_S4_vrcrotate_acc",
1212     "llvm.hexagon.S4.vxaddsubh" => "__builtin_HEXAGON_S4_vxaddsubh",
1213     "llvm.hexagon.S4.vxaddsubhr" => "__builtin_HEXAGON_S4_vxaddsubhr",
1214     "llvm.hexagon.S4.vxaddsubw" => "__builtin_HEXAGON_S4_vxaddsubw",
1215     "llvm.hexagon.S4.vxsubaddh" => "__builtin_HEXAGON_S4_vxsubaddh",
1216     "llvm.hexagon.S4.vxsubaddhr" => "__builtin_HEXAGON_S4_vxsubaddhr",
1217     "llvm.hexagon.S4.vxsubaddw" => "__builtin_HEXAGON_S4_vxsubaddw",
1218     "llvm.hexagon.S5.asrhub.rnd.sat.goodsyntax" => "__builtin_HEXAGON_S5_asrhub_rnd_sat_goodsyntax",
1219     "llvm.hexagon.S5.asrhub.sat" => "__builtin_HEXAGON_S5_asrhub_sat",
1220     "llvm.hexagon.S5.popcountp" => "__builtin_HEXAGON_S5_popcountp",
1221     "llvm.hexagon.S5.vasrhrnd.goodsyntax" => "__builtin_HEXAGON_S5_vasrhrnd_goodsyntax",
1222     "llvm.hexagon.S6.rol.i.p" => "__builtin_HEXAGON_S6_rol_i_p",
1223     "llvm.hexagon.S6.rol.i.p.acc" => "__builtin_HEXAGON_S6_rol_i_p_acc",
1224     "llvm.hexagon.S6.rol.i.p.and" => "__builtin_HEXAGON_S6_rol_i_p_and",
1225     "llvm.hexagon.S6.rol.i.p.nac" => "__builtin_HEXAGON_S6_rol_i_p_nac",
1226     "llvm.hexagon.S6.rol.i.p.or" => "__builtin_HEXAGON_S6_rol_i_p_or",
1227     "llvm.hexagon.S6.rol.i.p.xacc" => "__builtin_HEXAGON_S6_rol_i_p_xacc",
1228     "llvm.hexagon.S6.rol.i.r" => "__builtin_HEXAGON_S6_rol_i_r",
1229     "llvm.hexagon.S6.rol.i.r.acc" => "__builtin_HEXAGON_S6_rol_i_r_acc",
1230     "llvm.hexagon.S6.rol.i.r.and" => "__builtin_HEXAGON_S6_rol_i_r_and",
1231     "llvm.hexagon.S6.rol.i.r.nac" => "__builtin_HEXAGON_S6_rol_i_r_nac",
1232     "llvm.hexagon.S6.rol.i.r.or" => "__builtin_HEXAGON_S6_rol_i_r_or",
1233     "llvm.hexagon.S6.rol.i.r.xacc" => "__builtin_HEXAGON_S6_rol_i_r_xacc",
1234     "llvm.hexagon.S6.vsplatrbp" => "__builtin_HEXAGON_S6_vsplatrbp",
1235     "llvm.hexagon.S6.vtrunehb.ppp" => "__builtin_HEXAGON_S6_vtrunehb_ppp",
1236     "llvm.hexagon.S6.vtrunohb.ppp" => "__builtin_HEXAGON_S6_vtrunohb_ppp",
1237     "llvm.hexagon.SI.to.SXTHI.asrh" => "__builtin_SI_to_SXTHI_asrh",
1238     "llvm.hexagon.V6.extractw" => "__builtin_HEXAGON_V6_extractw",
1239     "llvm.hexagon.V6.extractw.128B" => "__builtin_HEXAGON_V6_extractw_128B",
1240     "llvm.hexagon.V6.hi" => "__builtin_HEXAGON_V6_hi",
1241     "llvm.hexagon.V6.hi.128B" => "__builtin_HEXAGON_V6_hi_128B",
1242     "llvm.hexagon.V6.lo" => "__builtin_HEXAGON_V6_lo",
1243     "llvm.hexagon.V6.lo.128B" => "__builtin_HEXAGON_V6_lo_128B",
1244     "llvm.hexagon.V6.lvsplatb" => "__builtin_HEXAGON_V6_lvsplatb",
1245     "llvm.hexagon.V6.lvsplatb.128B" => "__builtin_HEXAGON_V6_lvsplatb_128B",
1246     "llvm.hexagon.V6.lvsplath" => "__builtin_HEXAGON_V6_lvsplath",
1247     "llvm.hexagon.V6.lvsplath.128B" => "__builtin_HEXAGON_V6_lvsplath_128B",
1248     "llvm.hexagon.V6.lvsplatw" => "__builtin_HEXAGON_V6_lvsplatw",
1249     "llvm.hexagon.V6.lvsplatw.128B" => "__builtin_HEXAGON_V6_lvsplatw_128B",
1250     "llvm.hexagon.V6.pred.and" => "__builtin_HEXAGON_V6_pred_and",
1251     "llvm.hexagon.V6.pred.and.128B" => "__builtin_HEXAGON_V6_pred_and_128B",
1252     "llvm.hexagon.V6.pred.and.n" => "__builtin_HEXAGON_V6_pred_and_n",
1253     "llvm.hexagon.V6.pred.and.n.128B" => "__builtin_HEXAGON_V6_pred_and_n_128B",
1254     "llvm.hexagon.V6.pred.not" => "__builtin_HEXAGON_V6_pred_not",
1255     "llvm.hexagon.V6.pred.not.128B" => "__builtin_HEXAGON_V6_pred_not_128B",
1256     "llvm.hexagon.V6.pred.or" => "__builtin_HEXAGON_V6_pred_or",
1257     "llvm.hexagon.V6.pred.or.128B" => "__builtin_HEXAGON_V6_pred_or_128B",
1258     "llvm.hexagon.V6.pred.or.n" => "__builtin_HEXAGON_V6_pred_or_n",
1259     "llvm.hexagon.V6.pred.or.n.128B" => "__builtin_HEXAGON_V6_pred_or_n_128B",
1260     "llvm.hexagon.V6.pred.scalar2" => "__builtin_HEXAGON_V6_pred_scalar2",
1261     "llvm.hexagon.V6.pred.scalar2.128B" => "__builtin_HEXAGON_V6_pred_scalar2_128B",
1262     "llvm.hexagon.V6.pred.scalar2v2" => "__builtin_HEXAGON_V6_pred_scalar2v2",
1263     "llvm.hexagon.V6.pred.scalar2v2.128B" => "__builtin_HEXAGON_V6_pred_scalar2v2_128B",
1264     "llvm.hexagon.V6.pred.xor" => "__builtin_HEXAGON_V6_pred_xor",
1265     "llvm.hexagon.V6.pred.xor.128B" => "__builtin_HEXAGON_V6_pred_xor_128B",
1266     "llvm.hexagon.V6.shuffeqh" => "__builtin_HEXAGON_V6_shuffeqh",
1267     "llvm.hexagon.V6.shuffeqh.128B" => "__builtin_HEXAGON_V6_shuffeqh_128B",
1268     "llvm.hexagon.V6.shuffeqw" => "__builtin_HEXAGON_V6_shuffeqw",
1269     "llvm.hexagon.V6.shuffeqw.128B" => "__builtin_HEXAGON_V6_shuffeqw_128B",
1270     "llvm.hexagon.V6.v6mpyhubs10" => "__builtin_HEXAGON_V6_v6mpyhubs10",
1271     "llvm.hexagon.V6.v6mpyhubs10.128B" => "__builtin_HEXAGON_V6_v6mpyhubs10_128B",
1272     "llvm.hexagon.V6.v6mpyhubs10.vxx" => "__builtin_HEXAGON_V6_v6mpyhubs10_vxx",
1273     "llvm.hexagon.V6.v6mpyhubs10.vxx.128B" => "__builtin_HEXAGON_V6_v6mpyhubs10_vxx_128B",
1274     "llvm.hexagon.V6.v6mpyvubs10" => "__builtin_HEXAGON_V6_v6mpyvubs10",
1275     "llvm.hexagon.V6.v6mpyvubs10.128B" => "__builtin_HEXAGON_V6_v6mpyvubs10_128B",
1276     "llvm.hexagon.V6.v6mpyvubs10.vxx" => "__builtin_HEXAGON_V6_v6mpyvubs10_vxx",
1277     "llvm.hexagon.V6.v6mpyvubs10.vxx.128B" => "__builtin_HEXAGON_V6_v6mpyvubs10_vxx_128B",
1278     "llvm.hexagon.V6.vS32b.nqpred.ai" => "__builtin_HEXAGON_V6_vS32b_nqpred_ai",
1279     "llvm.hexagon.V6.vS32b.nqpred.ai.128B" => "__builtin_HEXAGON_V6_vS32b_nqpred_ai_128B",
1280     "llvm.hexagon.V6.vS32b.nt.nqpred.ai" => "__builtin_HEXAGON_V6_vS32b_nt_nqpred_ai",
1281     "llvm.hexagon.V6.vS32b.nt.nqpred.ai.128B" => "__builtin_HEXAGON_V6_vS32b_nt_nqpred_ai_128B",
1282     "llvm.hexagon.V6.vS32b.nt.qpred.ai" => "__builtin_HEXAGON_V6_vS32b_nt_qpred_ai",
1283     "llvm.hexagon.V6.vS32b.nt.qpred.ai.128B" => "__builtin_HEXAGON_V6_vS32b_nt_qpred_ai_128B",
1284     "llvm.hexagon.V6.vS32b.qpred.ai" => "__builtin_HEXAGON_V6_vS32b_qpred_ai",
1285     "llvm.hexagon.V6.vS32b.qpred.ai.128B" => "__builtin_HEXAGON_V6_vS32b_qpred_ai_128B",
1286     "llvm.hexagon.V6.vabs.hf" => "__builtin_HEXAGON_V6_vabs_hf",
1287     "llvm.hexagon.V6.vabs.hf.128B" => "__builtin_HEXAGON_V6_vabs_hf_128B",
1288     "llvm.hexagon.V6.vabs.sf" => "__builtin_HEXAGON_V6_vabs_sf",
1289     "llvm.hexagon.V6.vabs.sf.128B" => "__builtin_HEXAGON_V6_vabs_sf_128B",
1290     "llvm.hexagon.V6.vabsb" => "__builtin_HEXAGON_V6_vabsb",
1291     "llvm.hexagon.V6.vabsb.128B" => "__builtin_HEXAGON_V6_vabsb_128B",
1292     "llvm.hexagon.V6.vabsb.sat" => "__builtin_HEXAGON_V6_vabsb_sat",
1293     "llvm.hexagon.V6.vabsb.sat.128B" => "__builtin_HEXAGON_V6_vabsb_sat_128B",
1294     "llvm.hexagon.V6.vabsdiffh" => "__builtin_HEXAGON_V6_vabsdiffh",
1295     "llvm.hexagon.V6.vabsdiffh.128B" => "__builtin_HEXAGON_V6_vabsdiffh_128B",
1296     "llvm.hexagon.V6.vabsdiffub" => "__builtin_HEXAGON_V6_vabsdiffub",
1297     "llvm.hexagon.V6.vabsdiffub.128B" => "__builtin_HEXAGON_V6_vabsdiffub_128B",
1298     "llvm.hexagon.V6.vabsdiffuh" => "__builtin_HEXAGON_V6_vabsdiffuh",
1299     "llvm.hexagon.V6.vabsdiffuh.128B" => "__builtin_HEXAGON_V6_vabsdiffuh_128B",
1300     "llvm.hexagon.V6.vabsdiffw" => "__builtin_HEXAGON_V6_vabsdiffw",
1301     "llvm.hexagon.V6.vabsdiffw.128B" => "__builtin_HEXAGON_V6_vabsdiffw_128B",
1302     "llvm.hexagon.V6.vabsh" => "__builtin_HEXAGON_V6_vabsh",
1303     "llvm.hexagon.V6.vabsh.128B" => "__builtin_HEXAGON_V6_vabsh_128B",
1304     "llvm.hexagon.V6.vabsh.sat" => "__builtin_HEXAGON_V6_vabsh_sat",
1305     "llvm.hexagon.V6.vabsh.sat.128B" => "__builtin_HEXAGON_V6_vabsh_sat_128B",
1306     "llvm.hexagon.V6.vabsw" => "__builtin_HEXAGON_V6_vabsw",
1307     "llvm.hexagon.V6.vabsw.128B" => "__builtin_HEXAGON_V6_vabsw_128B",
1308     "llvm.hexagon.V6.vabsw.sat" => "__builtin_HEXAGON_V6_vabsw_sat",
1309     "llvm.hexagon.V6.vabsw.sat.128B" => "__builtin_HEXAGON_V6_vabsw_sat_128B",
1310     "llvm.hexagon.V6.vadd.hf" => "__builtin_HEXAGON_V6_vadd_hf",
1311     "llvm.hexagon.V6.vadd.hf.128B" => "__builtin_HEXAGON_V6_vadd_hf_128B",
1312     "llvm.hexagon.V6.vadd.hf.hf" => "__builtin_HEXAGON_V6_vadd_hf_hf",
1313     "llvm.hexagon.V6.vadd.hf.hf.128B" => "__builtin_HEXAGON_V6_vadd_hf_hf_128B",
1314     "llvm.hexagon.V6.vadd.qf16" => "__builtin_HEXAGON_V6_vadd_qf16",
1315     "llvm.hexagon.V6.vadd.qf16.128B" => "__builtin_HEXAGON_V6_vadd_qf16_128B",
1316     "llvm.hexagon.V6.vadd.qf16.mix" => "__builtin_HEXAGON_V6_vadd_qf16_mix",
1317     "llvm.hexagon.V6.vadd.qf16.mix.128B" => "__builtin_HEXAGON_V6_vadd_qf16_mix_128B",
1318     "llvm.hexagon.V6.vadd.qf32" => "__builtin_HEXAGON_V6_vadd_qf32",
1319     "llvm.hexagon.V6.vadd.qf32.128B" => "__builtin_HEXAGON_V6_vadd_qf32_128B",
1320     "llvm.hexagon.V6.vadd.qf32.mix" => "__builtin_HEXAGON_V6_vadd_qf32_mix",
1321     "llvm.hexagon.V6.vadd.qf32.mix.128B" => "__builtin_HEXAGON_V6_vadd_qf32_mix_128B",
1322     "llvm.hexagon.V6.vadd.sf" => "__builtin_HEXAGON_V6_vadd_sf",
1323     "llvm.hexagon.V6.vadd.sf.128B" => "__builtin_HEXAGON_V6_vadd_sf_128B",
1324     "llvm.hexagon.V6.vadd.sf.bf" => "__builtin_HEXAGON_V6_vadd_sf_bf",
1325     "llvm.hexagon.V6.vadd.sf.bf.128B" => "__builtin_HEXAGON_V6_vadd_sf_bf_128B",
1326     "llvm.hexagon.V6.vadd.sf.hf" => "__builtin_HEXAGON_V6_vadd_sf_hf",
1327     "llvm.hexagon.V6.vadd.sf.hf.128B" => "__builtin_HEXAGON_V6_vadd_sf_hf_128B",
1328     "llvm.hexagon.V6.vadd.sf.sf" => "__builtin_HEXAGON_V6_vadd_sf_sf",
1329     "llvm.hexagon.V6.vadd.sf.sf.128B" => "__builtin_HEXAGON_V6_vadd_sf_sf_128B",
1330     "llvm.hexagon.V6.vaddb" => "__builtin_HEXAGON_V6_vaddb",
1331     "llvm.hexagon.V6.vaddb.128B" => "__builtin_HEXAGON_V6_vaddb_128B",
1332     "llvm.hexagon.V6.vaddb.dv" => "__builtin_HEXAGON_V6_vaddb_dv",
1333     "llvm.hexagon.V6.vaddb.dv.128B" => "__builtin_HEXAGON_V6_vaddb_dv_128B",
1334     "llvm.hexagon.V6.vaddbnq" => "__builtin_HEXAGON_V6_vaddbnq",
1335     "llvm.hexagon.V6.vaddbnq.128B" => "__builtin_HEXAGON_V6_vaddbnq_128B",
1336     "llvm.hexagon.V6.vaddbq" => "__builtin_HEXAGON_V6_vaddbq",
1337     "llvm.hexagon.V6.vaddbq.128B" => "__builtin_HEXAGON_V6_vaddbq_128B",
1338     "llvm.hexagon.V6.vaddbsat" => "__builtin_HEXAGON_V6_vaddbsat",
1339     "llvm.hexagon.V6.vaddbsat.128B" => "__builtin_HEXAGON_V6_vaddbsat_128B",
1340     "llvm.hexagon.V6.vaddbsat.dv" => "__builtin_HEXAGON_V6_vaddbsat_dv",
1341     "llvm.hexagon.V6.vaddbsat.dv.128B" => "__builtin_HEXAGON_V6_vaddbsat_dv_128B",
1342     "llvm.hexagon.V6.vaddcarrysat" => "__builtin_HEXAGON_V6_vaddcarrysat",
1343     "llvm.hexagon.V6.vaddcarrysat.128B" => "__builtin_HEXAGON_V6_vaddcarrysat_128B",
1344     "llvm.hexagon.V6.vaddclbh" => "__builtin_HEXAGON_V6_vaddclbh",
1345     "llvm.hexagon.V6.vaddclbh.128B" => "__builtin_HEXAGON_V6_vaddclbh_128B",
1346     "llvm.hexagon.V6.vaddclbw" => "__builtin_HEXAGON_V6_vaddclbw",
1347     "llvm.hexagon.V6.vaddclbw.128B" => "__builtin_HEXAGON_V6_vaddclbw_128B",
1348     "llvm.hexagon.V6.vaddh" => "__builtin_HEXAGON_V6_vaddh",
1349     "llvm.hexagon.V6.vaddh.128B" => "__builtin_HEXAGON_V6_vaddh_128B",
1350     "llvm.hexagon.V6.vaddh.dv" => "__builtin_HEXAGON_V6_vaddh_dv",
1351     "llvm.hexagon.V6.vaddh.dv.128B" => "__builtin_HEXAGON_V6_vaddh_dv_128B",
1352     "llvm.hexagon.V6.vaddhnq" => "__builtin_HEXAGON_V6_vaddhnq",
1353     "llvm.hexagon.V6.vaddhnq.128B" => "__builtin_HEXAGON_V6_vaddhnq_128B",
1354     "llvm.hexagon.V6.vaddhq" => "__builtin_HEXAGON_V6_vaddhq",
1355     "llvm.hexagon.V6.vaddhq.128B" => "__builtin_HEXAGON_V6_vaddhq_128B",
1356     "llvm.hexagon.V6.vaddhsat" => "__builtin_HEXAGON_V6_vaddhsat",
1357     "llvm.hexagon.V6.vaddhsat.128B" => "__builtin_HEXAGON_V6_vaddhsat_128B",
1358     "llvm.hexagon.V6.vaddhsat.dv" => "__builtin_HEXAGON_V6_vaddhsat_dv",
1359     "llvm.hexagon.V6.vaddhsat.dv.128B" => "__builtin_HEXAGON_V6_vaddhsat_dv_128B",
1360     "llvm.hexagon.V6.vaddhw" => "__builtin_HEXAGON_V6_vaddhw",
1361     "llvm.hexagon.V6.vaddhw.128B" => "__builtin_HEXAGON_V6_vaddhw_128B",
1362     "llvm.hexagon.V6.vaddhw.acc" => "__builtin_HEXAGON_V6_vaddhw_acc",
1363     "llvm.hexagon.V6.vaddhw.acc.128B" => "__builtin_HEXAGON_V6_vaddhw_acc_128B",
1364     "llvm.hexagon.V6.vaddubh" => "__builtin_HEXAGON_V6_vaddubh",
1365     "llvm.hexagon.V6.vaddubh.128B" => "__builtin_HEXAGON_V6_vaddubh_128B",
1366     "llvm.hexagon.V6.vaddubh.acc" => "__builtin_HEXAGON_V6_vaddubh_acc",
1367     "llvm.hexagon.V6.vaddubh.acc.128B" => "__builtin_HEXAGON_V6_vaddubh_acc_128B",
1368     "llvm.hexagon.V6.vaddubsat" => "__builtin_HEXAGON_V6_vaddubsat",
1369     "llvm.hexagon.V6.vaddubsat.128B" => "__builtin_HEXAGON_V6_vaddubsat_128B",
1370     "llvm.hexagon.V6.vaddubsat.dv" => "__builtin_HEXAGON_V6_vaddubsat_dv",
1371     "llvm.hexagon.V6.vaddubsat.dv.128B" => "__builtin_HEXAGON_V6_vaddubsat_dv_128B",
1372     "llvm.hexagon.V6.vaddububb.sat" => "__builtin_HEXAGON_V6_vaddububb_sat",
1373     "llvm.hexagon.V6.vaddububb.sat.128B" => "__builtin_HEXAGON_V6_vaddububb_sat_128B",
1374     "llvm.hexagon.V6.vadduhsat" => "__builtin_HEXAGON_V6_vadduhsat",
1375     "llvm.hexagon.V6.vadduhsat.128B" => "__builtin_HEXAGON_V6_vadduhsat_128B",
1376     "llvm.hexagon.V6.vadduhsat.dv" => "__builtin_HEXAGON_V6_vadduhsat_dv",
1377     "llvm.hexagon.V6.vadduhsat.dv.128B" => "__builtin_HEXAGON_V6_vadduhsat_dv_128B",
1378     "llvm.hexagon.V6.vadduhw" => "__builtin_HEXAGON_V6_vadduhw",
1379     "llvm.hexagon.V6.vadduhw.128B" => "__builtin_HEXAGON_V6_vadduhw_128B",
1380     "llvm.hexagon.V6.vadduhw.acc" => "__builtin_HEXAGON_V6_vadduhw_acc",
1381     "llvm.hexagon.V6.vadduhw.acc.128B" => "__builtin_HEXAGON_V6_vadduhw_acc_128B",
1382     "llvm.hexagon.V6.vadduwsat" => "__builtin_HEXAGON_V6_vadduwsat",
1383     "llvm.hexagon.V6.vadduwsat.128B" => "__builtin_HEXAGON_V6_vadduwsat_128B",
1384     "llvm.hexagon.V6.vadduwsat.dv" => "__builtin_HEXAGON_V6_vadduwsat_dv",
1385     "llvm.hexagon.V6.vadduwsat.dv.128B" => "__builtin_HEXAGON_V6_vadduwsat_dv_128B",
1386     "llvm.hexagon.V6.vaddw" => "__builtin_HEXAGON_V6_vaddw",
1387     "llvm.hexagon.V6.vaddw.128B" => "__builtin_HEXAGON_V6_vaddw_128B",
1388     "llvm.hexagon.V6.vaddw.dv" => "__builtin_HEXAGON_V6_vaddw_dv",
1389     "llvm.hexagon.V6.vaddw.dv.128B" => "__builtin_HEXAGON_V6_vaddw_dv_128B",
1390     "llvm.hexagon.V6.vaddwnq" => "__builtin_HEXAGON_V6_vaddwnq",
1391     "llvm.hexagon.V6.vaddwnq.128B" => "__builtin_HEXAGON_V6_vaddwnq_128B",
1392     "llvm.hexagon.V6.vaddwq" => "__builtin_HEXAGON_V6_vaddwq",
1393     "llvm.hexagon.V6.vaddwq.128B" => "__builtin_HEXAGON_V6_vaddwq_128B",
1394     "llvm.hexagon.V6.vaddwsat" => "__builtin_HEXAGON_V6_vaddwsat",
1395     "llvm.hexagon.V6.vaddwsat.128B" => "__builtin_HEXAGON_V6_vaddwsat_128B",
1396     "llvm.hexagon.V6.vaddwsat.dv" => "__builtin_HEXAGON_V6_vaddwsat_dv",
1397     "llvm.hexagon.V6.vaddwsat.dv.128B" => "__builtin_HEXAGON_V6_vaddwsat_dv_128B",
1398     "llvm.hexagon.V6.valignb" => "__builtin_HEXAGON_V6_valignb",
1399     "llvm.hexagon.V6.valignb.128B" => "__builtin_HEXAGON_V6_valignb_128B",
1400     "llvm.hexagon.V6.valignbi" => "__builtin_HEXAGON_V6_valignbi",
1401     "llvm.hexagon.V6.valignbi.128B" => "__builtin_HEXAGON_V6_valignbi_128B",
1402     "llvm.hexagon.V6.vand" => "__builtin_HEXAGON_V6_vand",
1403     "llvm.hexagon.V6.vand.128B" => "__builtin_HEXAGON_V6_vand_128B",
1404     "llvm.hexagon.V6.vandnqrt" => "__builtin_HEXAGON_V6_vandnqrt",
1405     "llvm.hexagon.V6.vandnqrt.128B" => "__builtin_HEXAGON_V6_vandnqrt_128B",
1406     "llvm.hexagon.V6.vandnqrt.acc" => "__builtin_HEXAGON_V6_vandnqrt_acc",
1407     "llvm.hexagon.V6.vandnqrt.acc.128B" => "__builtin_HEXAGON_V6_vandnqrt_acc_128B",
1408     "llvm.hexagon.V6.vandqrt" => "__builtin_HEXAGON_V6_vandqrt",
1409     "llvm.hexagon.V6.vandqrt.128B" => "__builtin_HEXAGON_V6_vandqrt_128B",
1410     "llvm.hexagon.V6.vandqrt.acc" => "__builtin_HEXAGON_V6_vandqrt_acc",
1411     "llvm.hexagon.V6.vandqrt.acc.128B" => "__builtin_HEXAGON_V6_vandqrt_acc_128B",
1412     "llvm.hexagon.V6.vandvnqv" => "__builtin_HEXAGON_V6_vandvnqv",
1413     "llvm.hexagon.V6.vandvnqv.128B" => "__builtin_HEXAGON_V6_vandvnqv_128B",
1414     "llvm.hexagon.V6.vandvqv" => "__builtin_HEXAGON_V6_vandvqv",
1415     "llvm.hexagon.V6.vandvqv.128B" => "__builtin_HEXAGON_V6_vandvqv_128B",
1416     "llvm.hexagon.V6.vandvrt" => "__builtin_HEXAGON_V6_vandvrt",
1417     "llvm.hexagon.V6.vandvrt.128B" => "__builtin_HEXAGON_V6_vandvrt_128B",
1418     "llvm.hexagon.V6.vandvrt.acc" => "__builtin_HEXAGON_V6_vandvrt_acc",
1419     "llvm.hexagon.V6.vandvrt.acc.128B" => "__builtin_HEXAGON_V6_vandvrt_acc_128B",
1420     "llvm.hexagon.V6.vaslh" => "__builtin_HEXAGON_V6_vaslh",
1421     "llvm.hexagon.V6.vaslh.128B" => "__builtin_HEXAGON_V6_vaslh_128B",
1422     "llvm.hexagon.V6.vaslh.acc" => "__builtin_HEXAGON_V6_vaslh_acc",
1423     "llvm.hexagon.V6.vaslh.acc.128B" => "__builtin_HEXAGON_V6_vaslh_acc_128B",
1424     "llvm.hexagon.V6.vaslhv" => "__builtin_HEXAGON_V6_vaslhv",
1425     "llvm.hexagon.V6.vaslhv.128B" => "__builtin_HEXAGON_V6_vaslhv_128B",
1426     "llvm.hexagon.V6.vaslw" => "__builtin_HEXAGON_V6_vaslw",
1427     "llvm.hexagon.V6.vaslw.128B" => "__builtin_HEXAGON_V6_vaslw_128B",
1428     "llvm.hexagon.V6.vaslw.acc" => "__builtin_HEXAGON_V6_vaslw_acc",
1429     "llvm.hexagon.V6.vaslw.acc.128B" => "__builtin_HEXAGON_V6_vaslw_acc_128B",
1430     "llvm.hexagon.V6.vaslwv" => "__builtin_HEXAGON_V6_vaslwv",
1431     "llvm.hexagon.V6.vaslwv.128B" => "__builtin_HEXAGON_V6_vaslwv_128B",
1432     "llvm.hexagon.V6.vasr.into" => "__builtin_HEXAGON_V6_vasr_into",
1433     "llvm.hexagon.V6.vasr.into.128B" => "__builtin_HEXAGON_V6_vasr_into_128B",
1434     "llvm.hexagon.V6.vasrh" => "__builtin_HEXAGON_V6_vasrh",
1435     "llvm.hexagon.V6.vasrh.128B" => "__builtin_HEXAGON_V6_vasrh_128B",
1436     "llvm.hexagon.V6.vasrh.acc" => "__builtin_HEXAGON_V6_vasrh_acc",
1437     "llvm.hexagon.V6.vasrh.acc.128B" => "__builtin_HEXAGON_V6_vasrh_acc_128B",
1438     "llvm.hexagon.V6.vasrhbrndsat" => "__builtin_HEXAGON_V6_vasrhbrndsat",
1439     "llvm.hexagon.V6.vasrhbrndsat.128B" => "__builtin_HEXAGON_V6_vasrhbrndsat_128B",
1440     "llvm.hexagon.V6.vasrhbsat" => "__builtin_HEXAGON_V6_vasrhbsat",
1441     "llvm.hexagon.V6.vasrhbsat.128B" => "__builtin_HEXAGON_V6_vasrhbsat_128B",
1442     "llvm.hexagon.V6.vasrhubrndsat" => "__builtin_HEXAGON_V6_vasrhubrndsat",
1443     "llvm.hexagon.V6.vasrhubrndsat.128B" => "__builtin_HEXAGON_V6_vasrhubrndsat_128B",
1444     "llvm.hexagon.V6.vasrhubsat" => "__builtin_HEXAGON_V6_vasrhubsat",
1445     "llvm.hexagon.V6.vasrhubsat.128B" => "__builtin_HEXAGON_V6_vasrhubsat_128B",
1446     "llvm.hexagon.V6.vasrhv" => "__builtin_HEXAGON_V6_vasrhv",
1447     "llvm.hexagon.V6.vasrhv.128B" => "__builtin_HEXAGON_V6_vasrhv_128B",
1448     "llvm.hexagon.V6.vasruhubrndsat" => "__builtin_HEXAGON_V6_vasruhubrndsat",
1449     "llvm.hexagon.V6.vasruhubrndsat.128B" => "__builtin_HEXAGON_V6_vasruhubrndsat_128B",
1450     "llvm.hexagon.V6.vasruhubsat" => "__builtin_HEXAGON_V6_vasruhubsat",
1451     "llvm.hexagon.V6.vasruhubsat.128B" => "__builtin_HEXAGON_V6_vasruhubsat_128B",
1452     "llvm.hexagon.V6.vasruwuhrndsat" => "__builtin_HEXAGON_V6_vasruwuhrndsat",
1453     "llvm.hexagon.V6.vasruwuhrndsat.128B" => "__builtin_HEXAGON_V6_vasruwuhrndsat_128B",
1454     "llvm.hexagon.V6.vasruwuhsat" => "__builtin_HEXAGON_V6_vasruwuhsat",
1455     "llvm.hexagon.V6.vasruwuhsat.128B" => "__builtin_HEXAGON_V6_vasruwuhsat_128B",
1456     "llvm.hexagon.V6.vasrvuhubrndsat" => "__builtin_HEXAGON_V6_vasrvuhubrndsat",
1457     "llvm.hexagon.V6.vasrvuhubrndsat.128B" => "__builtin_HEXAGON_V6_vasrvuhubrndsat_128B",
1458     "llvm.hexagon.V6.vasrvuhubsat" => "__builtin_HEXAGON_V6_vasrvuhubsat",
1459     "llvm.hexagon.V6.vasrvuhubsat.128B" => "__builtin_HEXAGON_V6_vasrvuhubsat_128B",
1460     "llvm.hexagon.V6.vasrvwuhrndsat" => "__builtin_HEXAGON_V6_vasrvwuhrndsat",
1461     "llvm.hexagon.V6.vasrvwuhrndsat.128B" => "__builtin_HEXAGON_V6_vasrvwuhrndsat_128B",
1462     "llvm.hexagon.V6.vasrvwuhsat" => "__builtin_HEXAGON_V6_vasrvwuhsat",
1463     "llvm.hexagon.V6.vasrvwuhsat.128B" => "__builtin_HEXAGON_V6_vasrvwuhsat_128B",
1464     "llvm.hexagon.V6.vasrw" => "__builtin_HEXAGON_V6_vasrw",
1465     "llvm.hexagon.V6.vasrw.128B" => "__builtin_HEXAGON_V6_vasrw_128B",
1466     "llvm.hexagon.V6.vasrw.acc" => "__builtin_HEXAGON_V6_vasrw_acc",
1467     "llvm.hexagon.V6.vasrw.acc.128B" => "__builtin_HEXAGON_V6_vasrw_acc_128B",
1468     "llvm.hexagon.V6.vasrwh" => "__builtin_HEXAGON_V6_vasrwh",
1469     "llvm.hexagon.V6.vasrwh.128B" => "__builtin_HEXAGON_V6_vasrwh_128B",
1470     "llvm.hexagon.V6.vasrwhrndsat" => "__builtin_HEXAGON_V6_vasrwhrndsat",
1471     "llvm.hexagon.V6.vasrwhrndsat.128B" => "__builtin_HEXAGON_V6_vasrwhrndsat_128B",
1472     "llvm.hexagon.V6.vasrwhsat" => "__builtin_HEXAGON_V6_vasrwhsat",
1473     "llvm.hexagon.V6.vasrwhsat.128B" => "__builtin_HEXAGON_V6_vasrwhsat_128B",
1474     "llvm.hexagon.V6.vasrwuhrndsat" => "__builtin_HEXAGON_V6_vasrwuhrndsat",
1475     "llvm.hexagon.V6.vasrwuhrndsat.128B" => "__builtin_HEXAGON_V6_vasrwuhrndsat_128B",
1476     "llvm.hexagon.V6.vasrwuhsat" => "__builtin_HEXAGON_V6_vasrwuhsat",
1477     "llvm.hexagon.V6.vasrwuhsat.128B" => "__builtin_HEXAGON_V6_vasrwuhsat_128B",
1478     "llvm.hexagon.V6.vasrwv" => "__builtin_HEXAGON_V6_vasrwv",
1479     "llvm.hexagon.V6.vasrwv.128B" => "__builtin_HEXAGON_V6_vasrwv_128B",
1480     "llvm.hexagon.V6.vassign" => "__builtin_HEXAGON_V6_vassign",
1481     "llvm.hexagon.V6.vassign.128B" => "__builtin_HEXAGON_V6_vassign_128B",
1482     "llvm.hexagon.V6.vassign.fp" => "__builtin_HEXAGON_V6_vassign_fp",
1483     "llvm.hexagon.V6.vassign.fp.128B" => "__builtin_HEXAGON_V6_vassign_fp_128B",
1484     "llvm.hexagon.V6.vassignp" => "__builtin_HEXAGON_V6_vassignp",
1485     "llvm.hexagon.V6.vassignp.128B" => "__builtin_HEXAGON_V6_vassignp_128B",
1486     "llvm.hexagon.V6.vavgb" => "__builtin_HEXAGON_V6_vavgb",
1487     "llvm.hexagon.V6.vavgb.128B" => "__builtin_HEXAGON_V6_vavgb_128B",
1488     "llvm.hexagon.V6.vavgbrnd" => "__builtin_HEXAGON_V6_vavgbrnd",
1489     "llvm.hexagon.V6.vavgbrnd.128B" => "__builtin_HEXAGON_V6_vavgbrnd_128B",
1490     "llvm.hexagon.V6.vavgh" => "__builtin_HEXAGON_V6_vavgh",
1491     "llvm.hexagon.V6.vavgh.128B" => "__builtin_HEXAGON_V6_vavgh_128B",
1492     "llvm.hexagon.V6.vavghrnd" => "__builtin_HEXAGON_V6_vavghrnd",
1493     "llvm.hexagon.V6.vavghrnd.128B" => "__builtin_HEXAGON_V6_vavghrnd_128B",
1494     "llvm.hexagon.V6.vavgub" => "__builtin_HEXAGON_V6_vavgub",
1495     "llvm.hexagon.V6.vavgub.128B" => "__builtin_HEXAGON_V6_vavgub_128B",
1496     "llvm.hexagon.V6.vavgubrnd" => "__builtin_HEXAGON_V6_vavgubrnd",
1497     "llvm.hexagon.V6.vavgubrnd.128B" => "__builtin_HEXAGON_V6_vavgubrnd_128B",
1498     "llvm.hexagon.V6.vavguh" => "__builtin_HEXAGON_V6_vavguh",
1499     "llvm.hexagon.V6.vavguh.128B" => "__builtin_HEXAGON_V6_vavguh_128B",
1500     "llvm.hexagon.V6.vavguhrnd" => "__builtin_HEXAGON_V6_vavguhrnd",
1501     "llvm.hexagon.V6.vavguhrnd.128B" => "__builtin_HEXAGON_V6_vavguhrnd_128B",
1502     "llvm.hexagon.V6.vavguw" => "__builtin_HEXAGON_V6_vavguw",
1503     "llvm.hexagon.V6.vavguw.128B" => "__builtin_HEXAGON_V6_vavguw_128B",
1504     "llvm.hexagon.V6.vavguwrnd" => "__builtin_HEXAGON_V6_vavguwrnd",
1505     "llvm.hexagon.V6.vavguwrnd.128B" => "__builtin_HEXAGON_V6_vavguwrnd_128B",
1506     "llvm.hexagon.V6.vavgw" => "__builtin_HEXAGON_V6_vavgw",
1507     "llvm.hexagon.V6.vavgw.128B" => "__builtin_HEXAGON_V6_vavgw_128B",
1508     "llvm.hexagon.V6.vavgwrnd" => "__builtin_HEXAGON_V6_vavgwrnd",
1509     "llvm.hexagon.V6.vavgwrnd.128B" => "__builtin_HEXAGON_V6_vavgwrnd_128B",
1510     "llvm.hexagon.V6.vcl0h" => "__builtin_HEXAGON_V6_vcl0h",
1511     "llvm.hexagon.V6.vcl0h.128B" => "__builtin_HEXAGON_V6_vcl0h_128B",
1512     "llvm.hexagon.V6.vcl0w" => "__builtin_HEXAGON_V6_vcl0w",
1513     "llvm.hexagon.V6.vcl0w.128B" => "__builtin_HEXAGON_V6_vcl0w_128B",
1514     "llvm.hexagon.V6.vcombine" => "__builtin_HEXAGON_V6_vcombine",
1515     "llvm.hexagon.V6.vcombine.128B" => "__builtin_HEXAGON_V6_vcombine_128B",
1516     "llvm.hexagon.V6.vconv.h.hf" => "__builtin_HEXAGON_V6_vconv_h_hf",
1517     "llvm.hexagon.V6.vconv.h.hf.128B" => "__builtin_HEXAGON_V6_vconv_h_hf_128B",
1518     "llvm.hexagon.V6.vconv.hf.h" => "__builtin_HEXAGON_V6_vconv_hf_h",
1519     "llvm.hexagon.V6.vconv.hf.h.128B" => "__builtin_HEXAGON_V6_vconv_hf_h_128B",
1520     "llvm.hexagon.V6.vconv.hf.qf16" => "__builtin_HEXAGON_V6_vconv_hf_qf16",
1521     "llvm.hexagon.V6.vconv.hf.qf16.128B" => "__builtin_HEXAGON_V6_vconv_hf_qf16_128B",
1522     "llvm.hexagon.V6.vconv.hf.qf32" => "__builtin_HEXAGON_V6_vconv_hf_qf32",
1523     "llvm.hexagon.V6.vconv.hf.qf32.128B" => "__builtin_HEXAGON_V6_vconv_hf_qf32_128B",
1524     "llvm.hexagon.V6.vconv.sf.qf32" => "__builtin_HEXAGON_V6_vconv_sf_qf32",
1525     "llvm.hexagon.V6.vconv.sf.qf32.128B" => "__builtin_HEXAGON_V6_vconv_sf_qf32_128B",
1526     "llvm.hexagon.V6.vconv.sf.w" => "__builtin_HEXAGON_V6_vconv_sf_w",
1527     "llvm.hexagon.V6.vconv.sf.w.128B" => "__builtin_HEXAGON_V6_vconv_sf_w_128B",
1528     "llvm.hexagon.V6.vconv.w.sf" => "__builtin_HEXAGON_V6_vconv_w_sf",
1529     "llvm.hexagon.V6.vconv.w.sf.128B" => "__builtin_HEXAGON_V6_vconv_w_sf_128B",
1530     "llvm.hexagon.V6.vcvt.b.hf" => "__builtin_HEXAGON_V6_vcvt_b_hf",
1531     "llvm.hexagon.V6.vcvt.b.hf.128B" => "__builtin_HEXAGON_V6_vcvt_b_hf_128B",
1532     "llvm.hexagon.V6.vcvt.bf.sf" => "__builtin_HEXAGON_V6_vcvt_bf_sf",
1533     "llvm.hexagon.V6.vcvt.bf.sf.128B" => "__builtin_HEXAGON_V6_vcvt_bf_sf_128B",
1534     "llvm.hexagon.V6.vcvt.h.hf" => "__builtin_HEXAGON_V6_vcvt_h_hf",
1535     "llvm.hexagon.V6.vcvt.h.hf.128B" => "__builtin_HEXAGON_V6_vcvt_h_hf_128B",
1536     "llvm.hexagon.V6.vcvt.hf.b" => "__builtin_HEXAGON_V6_vcvt_hf_b",
1537     "llvm.hexagon.V6.vcvt.hf.b.128B" => "__builtin_HEXAGON_V6_vcvt_hf_b_128B",
1538     "llvm.hexagon.V6.vcvt.hf.h" => "__builtin_HEXAGON_V6_vcvt_hf_h",
1539     "llvm.hexagon.V6.vcvt.hf.h.128B" => "__builtin_HEXAGON_V6_vcvt_hf_h_128B",
1540     "llvm.hexagon.V6.vcvt.hf.sf" => "__builtin_HEXAGON_V6_vcvt_hf_sf",
1541     "llvm.hexagon.V6.vcvt.hf.sf.128B" => "__builtin_HEXAGON_V6_vcvt_hf_sf_128B",
1542     "llvm.hexagon.V6.vcvt.hf.ub" => "__builtin_HEXAGON_V6_vcvt_hf_ub",
1543     "llvm.hexagon.V6.vcvt.hf.ub.128B" => "__builtin_HEXAGON_V6_vcvt_hf_ub_128B",
1544     "llvm.hexagon.V6.vcvt.hf.uh" => "__builtin_HEXAGON_V6_vcvt_hf_uh",
1545     "llvm.hexagon.V6.vcvt.hf.uh.128B" => "__builtin_HEXAGON_V6_vcvt_hf_uh_128B",
1546     "llvm.hexagon.V6.vcvt.sf.hf" => "__builtin_HEXAGON_V6_vcvt_sf_hf",
1547     "llvm.hexagon.V6.vcvt.sf.hf.128B" => "__builtin_HEXAGON_V6_vcvt_sf_hf_128B",
1548     "llvm.hexagon.V6.vcvt.ub.hf" => "__builtin_HEXAGON_V6_vcvt_ub_hf",
1549     "llvm.hexagon.V6.vcvt.ub.hf.128B" => "__builtin_HEXAGON_V6_vcvt_ub_hf_128B",
1550     "llvm.hexagon.V6.vcvt.uh.hf" => "__builtin_HEXAGON_V6_vcvt_uh_hf",
1551     "llvm.hexagon.V6.vcvt.uh.hf.128B" => "__builtin_HEXAGON_V6_vcvt_uh_hf_128B",
1552     "llvm.hexagon.V6.vd0" => "__builtin_HEXAGON_V6_vd0",
1553     "llvm.hexagon.V6.vd0.128B" => "__builtin_HEXAGON_V6_vd0_128B",
1554     "llvm.hexagon.V6.vdd0" => "__builtin_HEXAGON_V6_vdd0",
1555     "llvm.hexagon.V6.vdd0.128B" => "__builtin_HEXAGON_V6_vdd0_128B",
1556     "llvm.hexagon.V6.vdealb" => "__builtin_HEXAGON_V6_vdealb",
1557     "llvm.hexagon.V6.vdealb.128B" => "__builtin_HEXAGON_V6_vdealb_128B",
1558     "llvm.hexagon.V6.vdealb4w" => "__builtin_HEXAGON_V6_vdealb4w",
1559     "llvm.hexagon.V6.vdealb4w.128B" => "__builtin_HEXAGON_V6_vdealb4w_128B",
1560     "llvm.hexagon.V6.vdealh" => "__builtin_HEXAGON_V6_vdealh",
1561     "llvm.hexagon.V6.vdealh.128B" => "__builtin_HEXAGON_V6_vdealh_128B",
1562     "llvm.hexagon.V6.vdealvdd" => "__builtin_HEXAGON_V6_vdealvdd",
1563     "llvm.hexagon.V6.vdealvdd.128B" => "__builtin_HEXAGON_V6_vdealvdd_128B",
1564     "llvm.hexagon.V6.vdelta" => "__builtin_HEXAGON_V6_vdelta",
1565     "llvm.hexagon.V6.vdelta.128B" => "__builtin_HEXAGON_V6_vdelta_128B",
1566     "llvm.hexagon.V6.vdmpy.sf.hf" => "__builtin_HEXAGON_V6_vdmpy_sf_hf",
1567     "llvm.hexagon.V6.vdmpy.sf.hf.128B" => "__builtin_HEXAGON_V6_vdmpy_sf_hf_128B",
1568     "llvm.hexagon.V6.vdmpy.sf.hf.acc" => "__builtin_HEXAGON_V6_vdmpy_sf_hf_acc",
1569     "llvm.hexagon.V6.vdmpy.sf.hf.acc.128B" => "__builtin_HEXAGON_V6_vdmpy_sf_hf_acc_128B",
1570     "llvm.hexagon.V6.vdmpybus" => "__builtin_HEXAGON_V6_vdmpybus",
1571     "llvm.hexagon.V6.vdmpybus.128B" => "__builtin_HEXAGON_V6_vdmpybus_128B",
1572     "llvm.hexagon.V6.vdmpybus.acc" => "__builtin_HEXAGON_V6_vdmpybus_acc",
1573     "llvm.hexagon.V6.vdmpybus.acc.128B" => "__builtin_HEXAGON_V6_vdmpybus_acc_128B",
1574     "llvm.hexagon.V6.vdmpybus.dv" => "__builtin_HEXAGON_V6_vdmpybus_dv",
1575     "llvm.hexagon.V6.vdmpybus.dv.128B" => "__builtin_HEXAGON_V6_vdmpybus_dv_128B",
1576     "llvm.hexagon.V6.vdmpybus.dv.acc" => "__builtin_HEXAGON_V6_vdmpybus_dv_acc",
1577     "llvm.hexagon.V6.vdmpybus.dv.acc.128B" => "__builtin_HEXAGON_V6_vdmpybus_dv_acc_128B",
1578     "llvm.hexagon.V6.vdmpyhb" => "__builtin_HEXAGON_V6_vdmpyhb",
1579     "llvm.hexagon.V6.vdmpyhb.128B" => "__builtin_HEXAGON_V6_vdmpyhb_128B",
1580     "llvm.hexagon.V6.vdmpyhb.acc" => "__builtin_HEXAGON_V6_vdmpyhb_acc",
1581     "llvm.hexagon.V6.vdmpyhb.acc.128B" => "__builtin_HEXAGON_V6_vdmpyhb_acc_128B",
1582     "llvm.hexagon.V6.vdmpyhb.dv" => "__builtin_HEXAGON_V6_vdmpyhb_dv",
1583     "llvm.hexagon.V6.vdmpyhb.dv.128B" => "__builtin_HEXAGON_V6_vdmpyhb_dv_128B",
1584     "llvm.hexagon.V6.vdmpyhb.dv.acc" => "__builtin_HEXAGON_V6_vdmpyhb_dv_acc",
1585     "llvm.hexagon.V6.vdmpyhb.dv.acc.128B" => "__builtin_HEXAGON_V6_vdmpyhb_dv_acc_128B",
1586     "llvm.hexagon.V6.vdmpyhisat" => "__builtin_HEXAGON_V6_vdmpyhisat",
1587     "llvm.hexagon.V6.vdmpyhisat.128B" => "__builtin_HEXAGON_V6_vdmpyhisat_128B",
1588     "llvm.hexagon.V6.vdmpyhisat.acc" => "__builtin_HEXAGON_V6_vdmpyhisat_acc",
1589     "llvm.hexagon.V6.vdmpyhisat.acc.128B" => "__builtin_HEXAGON_V6_vdmpyhisat_acc_128B",
1590     "llvm.hexagon.V6.vdmpyhsat" => "__builtin_HEXAGON_V6_vdmpyhsat",
1591     "llvm.hexagon.V6.vdmpyhsat.128B" => "__builtin_HEXAGON_V6_vdmpyhsat_128B",
1592     "llvm.hexagon.V6.vdmpyhsat.acc" => "__builtin_HEXAGON_V6_vdmpyhsat_acc",
1593     "llvm.hexagon.V6.vdmpyhsat.acc.128B" => "__builtin_HEXAGON_V6_vdmpyhsat_acc_128B",
1594     "llvm.hexagon.V6.vdmpyhsuisat" => "__builtin_HEXAGON_V6_vdmpyhsuisat",
1595     "llvm.hexagon.V6.vdmpyhsuisat.128B" => "__builtin_HEXAGON_V6_vdmpyhsuisat_128B",
1596     "llvm.hexagon.V6.vdmpyhsuisat.acc" => "__builtin_HEXAGON_V6_vdmpyhsuisat_acc",
1597     "llvm.hexagon.V6.vdmpyhsuisat.acc.128B" => "__builtin_HEXAGON_V6_vdmpyhsuisat_acc_128B",
1598     "llvm.hexagon.V6.vdmpyhsusat" => "__builtin_HEXAGON_V6_vdmpyhsusat",
1599     "llvm.hexagon.V6.vdmpyhsusat.128B" => "__builtin_HEXAGON_V6_vdmpyhsusat_128B",
1600     "llvm.hexagon.V6.vdmpyhsusat.acc" => "__builtin_HEXAGON_V6_vdmpyhsusat_acc",
1601     "llvm.hexagon.V6.vdmpyhsusat.acc.128B" => "__builtin_HEXAGON_V6_vdmpyhsusat_acc_128B",
1602     "llvm.hexagon.V6.vdmpyhvsat" => "__builtin_HEXAGON_V6_vdmpyhvsat",
1603     "llvm.hexagon.V6.vdmpyhvsat.128B" => "__builtin_HEXAGON_V6_vdmpyhvsat_128B",
1604     "llvm.hexagon.V6.vdmpyhvsat.acc" => "__builtin_HEXAGON_V6_vdmpyhvsat_acc",
1605     "llvm.hexagon.V6.vdmpyhvsat.acc.128B" => "__builtin_HEXAGON_V6_vdmpyhvsat_acc_128B",
1606     "llvm.hexagon.V6.vdsaduh" => "__builtin_HEXAGON_V6_vdsaduh",
1607     "llvm.hexagon.V6.vdsaduh.128B" => "__builtin_HEXAGON_V6_vdsaduh_128B",
1608     "llvm.hexagon.V6.vdsaduh.acc" => "__builtin_HEXAGON_V6_vdsaduh_acc",
1609     "llvm.hexagon.V6.vdsaduh.acc.128B" => "__builtin_HEXAGON_V6_vdsaduh_acc_128B",
1610     "llvm.hexagon.V6.veqb" => "__builtin_HEXAGON_V6_veqb",
1611     "llvm.hexagon.V6.veqb.128B" => "__builtin_HEXAGON_V6_veqb_128B",
1612     "llvm.hexagon.V6.veqb.and" => "__builtin_HEXAGON_V6_veqb_and",
1613     "llvm.hexagon.V6.veqb.and.128B" => "__builtin_HEXAGON_V6_veqb_and_128B",
1614     "llvm.hexagon.V6.veqb.or" => "__builtin_HEXAGON_V6_veqb_or",
1615     "llvm.hexagon.V6.veqb.or.128B" => "__builtin_HEXAGON_V6_veqb_or_128B",
1616     "llvm.hexagon.V6.veqb.xor" => "__builtin_HEXAGON_V6_veqb_xor",
1617     "llvm.hexagon.V6.veqb.xor.128B" => "__builtin_HEXAGON_V6_veqb_xor_128B",
1618     "llvm.hexagon.V6.veqh" => "__builtin_HEXAGON_V6_veqh",
1619     "llvm.hexagon.V6.veqh.128B" => "__builtin_HEXAGON_V6_veqh_128B",
1620     "llvm.hexagon.V6.veqh.and" => "__builtin_HEXAGON_V6_veqh_and",
1621     "llvm.hexagon.V6.veqh.and.128B" => "__builtin_HEXAGON_V6_veqh_and_128B",
1622     "llvm.hexagon.V6.veqh.or" => "__builtin_HEXAGON_V6_veqh_or",
1623     "llvm.hexagon.V6.veqh.or.128B" => "__builtin_HEXAGON_V6_veqh_or_128B",
1624     "llvm.hexagon.V6.veqh.xor" => "__builtin_HEXAGON_V6_veqh_xor",
1625     "llvm.hexagon.V6.veqh.xor.128B" => "__builtin_HEXAGON_V6_veqh_xor_128B",
1626     "llvm.hexagon.V6.veqw" => "__builtin_HEXAGON_V6_veqw",
1627     "llvm.hexagon.V6.veqw.128B" => "__builtin_HEXAGON_V6_veqw_128B",
1628     "llvm.hexagon.V6.veqw.and" => "__builtin_HEXAGON_V6_veqw_and",
1629     "llvm.hexagon.V6.veqw.and.128B" => "__builtin_HEXAGON_V6_veqw_and_128B",
1630     "llvm.hexagon.V6.veqw.or" => "__builtin_HEXAGON_V6_veqw_or",
1631     "llvm.hexagon.V6.veqw.or.128B" => "__builtin_HEXAGON_V6_veqw_or_128B",
1632     "llvm.hexagon.V6.veqw.xor" => "__builtin_HEXAGON_V6_veqw_xor",
1633     "llvm.hexagon.V6.veqw.xor.128B" => "__builtin_HEXAGON_V6_veqw_xor_128B",
1634     "llvm.hexagon.V6.vfmax.hf" => "__builtin_HEXAGON_V6_vfmax_hf",
1635     "llvm.hexagon.V6.vfmax.hf.128B" => "__builtin_HEXAGON_V6_vfmax_hf_128B",
1636     "llvm.hexagon.V6.vfmax.sf" => "__builtin_HEXAGON_V6_vfmax_sf",
1637     "llvm.hexagon.V6.vfmax.sf.128B" => "__builtin_HEXAGON_V6_vfmax_sf_128B",
1638     "llvm.hexagon.V6.vfmin.hf" => "__builtin_HEXAGON_V6_vfmin_hf",
1639     "llvm.hexagon.V6.vfmin.hf.128B" => "__builtin_HEXAGON_V6_vfmin_hf_128B",
1640     "llvm.hexagon.V6.vfmin.sf" => "__builtin_HEXAGON_V6_vfmin_sf",
1641     "llvm.hexagon.V6.vfmin.sf.128B" => "__builtin_HEXAGON_V6_vfmin_sf_128B",
1642     "llvm.hexagon.V6.vfneg.hf" => "__builtin_HEXAGON_V6_vfneg_hf",
1643     "llvm.hexagon.V6.vfneg.hf.128B" => "__builtin_HEXAGON_V6_vfneg_hf_128B",
1644     "llvm.hexagon.V6.vfneg.sf" => "__builtin_HEXAGON_V6_vfneg_sf",
1645     "llvm.hexagon.V6.vfneg.sf.128B" => "__builtin_HEXAGON_V6_vfneg_sf_128B",
1646     "llvm.hexagon.V6.vgathermh" => "__builtin_HEXAGON_V6_vgathermh",
1647     "llvm.hexagon.V6.vgathermh.128B" => "__builtin_HEXAGON_V6_vgathermh_128B",
1648     "llvm.hexagon.V6.vgathermhq" => "__builtin_HEXAGON_V6_vgathermhq",
1649     "llvm.hexagon.V6.vgathermhq.128B" => "__builtin_HEXAGON_V6_vgathermhq_128B",
1650     "llvm.hexagon.V6.vgathermhw" => "__builtin_HEXAGON_V6_vgathermhw",
1651     "llvm.hexagon.V6.vgathermhw.128B" => "__builtin_HEXAGON_V6_vgathermhw_128B",
1652     "llvm.hexagon.V6.vgathermhwq" => "__builtin_HEXAGON_V6_vgathermhwq",
1653     "llvm.hexagon.V6.vgathermhwq.128B" => "__builtin_HEXAGON_V6_vgathermhwq_128B",
1654     "llvm.hexagon.V6.vgathermw" => "__builtin_HEXAGON_V6_vgathermw",
1655     "llvm.hexagon.V6.vgathermw.128B" => "__builtin_HEXAGON_V6_vgathermw_128B",
1656     "llvm.hexagon.V6.vgathermwq" => "__builtin_HEXAGON_V6_vgathermwq",
1657     "llvm.hexagon.V6.vgathermwq.128B" => "__builtin_HEXAGON_V6_vgathermwq_128B",
1658     "llvm.hexagon.V6.vgtb" => "__builtin_HEXAGON_V6_vgtb",
1659     "llvm.hexagon.V6.vgtb.128B" => "__builtin_HEXAGON_V6_vgtb_128B",
1660     "llvm.hexagon.V6.vgtb.and" => "__builtin_HEXAGON_V6_vgtb_and",
1661     "llvm.hexagon.V6.vgtb.and.128B" => "__builtin_HEXAGON_V6_vgtb_and_128B",
1662     "llvm.hexagon.V6.vgtb.or" => "__builtin_HEXAGON_V6_vgtb_or",
1663     "llvm.hexagon.V6.vgtb.or.128B" => "__builtin_HEXAGON_V6_vgtb_or_128B",
1664     "llvm.hexagon.V6.vgtb.xor" => "__builtin_HEXAGON_V6_vgtb_xor",
1665     "llvm.hexagon.V6.vgtb.xor.128B" => "__builtin_HEXAGON_V6_vgtb_xor_128B",
1666     "llvm.hexagon.V6.vgtbf" => "__builtin_HEXAGON_V6_vgtbf",
1667     "llvm.hexagon.V6.vgtbf.128B" => "__builtin_HEXAGON_V6_vgtbf_128B",
1668     "llvm.hexagon.V6.vgtbf.and" => "__builtin_HEXAGON_V6_vgtbf_and",
1669     "llvm.hexagon.V6.vgtbf.and.128B" => "__builtin_HEXAGON_V6_vgtbf_and_128B",
1670     "llvm.hexagon.V6.vgtbf.or" => "__builtin_HEXAGON_V6_vgtbf_or",
1671     "llvm.hexagon.V6.vgtbf.or.128B" => "__builtin_HEXAGON_V6_vgtbf_or_128B",
1672     "llvm.hexagon.V6.vgtbf.xor" => "__builtin_HEXAGON_V6_vgtbf_xor",
1673     "llvm.hexagon.V6.vgtbf.xor.128B" => "__builtin_HEXAGON_V6_vgtbf_xor_128B",
1674     "llvm.hexagon.V6.vgth" => "__builtin_HEXAGON_V6_vgth",
1675     "llvm.hexagon.V6.vgth.128B" => "__builtin_HEXAGON_V6_vgth_128B",
1676     "llvm.hexagon.V6.vgth.and" => "__builtin_HEXAGON_V6_vgth_and",
1677     "llvm.hexagon.V6.vgth.and.128B" => "__builtin_HEXAGON_V6_vgth_and_128B",
1678     "llvm.hexagon.V6.vgth.or" => "__builtin_HEXAGON_V6_vgth_or",
1679     "llvm.hexagon.V6.vgth.or.128B" => "__builtin_HEXAGON_V6_vgth_or_128B",
1680     "llvm.hexagon.V6.vgth.xor" => "__builtin_HEXAGON_V6_vgth_xor",
1681     "llvm.hexagon.V6.vgth.xor.128B" => "__builtin_HEXAGON_V6_vgth_xor_128B",
1682     "llvm.hexagon.V6.vgthf" => "__builtin_HEXAGON_V6_vgthf",
1683     "llvm.hexagon.V6.vgthf.128B" => "__builtin_HEXAGON_V6_vgthf_128B",
1684     "llvm.hexagon.V6.vgthf.and" => "__builtin_HEXAGON_V6_vgthf_and",
1685     "llvm.hexagon.V6.vgthf.and.128B" => "__builtin_HEXAGON_V6_vgthf_and_128B",
1686     "llvm.hexagon.V6.vgthf.or" => "__builtin_HEXAGON_V6_vgthf_or",
1687     "llvm.hexagon.V6.vgthf.or.128B" => "__builtin_HEXAGON_V6_vgthf_or_128B",
1688     "llvm.hexagon.V6.vgthf.xor" => "__builtin_HEXAGON_V6_vgthf_xor",
1689     "llvm.hexagon.V6.vgthf.xor.128B" => "__builtin_HEXAGON_V6_vgthf_xor_128B",
1690     "llvm.hexagon.V6.vgtsf" => "__builtin_HEXAGON_V6_vgtsf",
1691     "llvm.hexagon.V6.vgtsf.128B" => "__builtin_HEXAGON_V6_vgtsf_128B",
1692     "llvm.hexagon.V6.vgtsf.and" => "__builtin_HEXAGON_V6_vgtsf_and",
1693     "llvm.hexagon.V6.vgtsf.and.128B" => "__builtin_HEXAGON_V6_vgtsf_and_128B",
1694     "llvm.hexagon.V6.vgtsf.or" => "__builtin_HEXAGON_V6_vgtsf_or",
1695     "llvm.hexagon.V6.vgtsf.or.128B" => "__builtin_HEXAGON_V6_vgtsf_or_128B",
1696     "llvm.hexagon.V6.vgtsf.xor" => "__builtin_HEXAGON_V6_vgtsf_xor",
1697     "llvm.hexagon.V6.vgtsf.xor.128B" => "__builtin_HEXAGON_V6_vgtsf_xor_128B",
1698     "llvm.hexagon.V6.vgtub" => "__builtin_HEXAGON_V6_vgtub",
1699     "llvm.hexagon.V6.vgtub.128B" => "__builtin_HEXAGON_V6_vgtub_128B",
1700     "llvm.hexagon.V6.vgtub.and" => "__builtin_HEXAGON_V6_vgtub_and",
1701     "llvm.hexagon.V6.vgtub.and.128B" => "__builtin_HEXAGON_V6_vgtub_and_128B",
1702     "llvm.hexagon.V6.vgtub.or" => "__builtin_HEXAGON_V6_vgtub_or",
1703     "llvm.hexagon.V6.vgtub.or.128B" => "__builtin_HEXAGON_V6_vgtub_or_128B",
1704     "llvm.hexagon.V6.vgtub.xor" => "__builtin_HEXAGON_V6_vgtub_xor",
1705     "llvm.hexagon.V6.vgtub.xor.128B" => "__builtin_HEXAGON_V6_vgtub_xor_128B",
1706     "llvm.hexagon.V6.vgtuh" => "__builtin_HEXAGON_V6_vgtuh",
1707     "llvm.hexagon.V6.vgtuh.128B" => "__builtin_HEXAGON_V6_vgtuh_128B",
1708     "llvm.hexagon.V6.vgtuh.and" => "__builtin_HEXAGON_V6_vgtuh_and",
1709     "llvm.hexagon.V6.vgtuh.and.128B" => "__builtin_HEXAGON_V6_vgtuh_and_128B",
1710     "llvm.hexagon.V6.vgtuh.or" => "__builtin_HEXAGON_V6_vgtuh_or",
1711     "llvm.hexagon.V6.vgtuh.or.128B" => "__builtin_HEXAGON_V6_vgtuh_or_128B",
1712     "llvm.hexagon.V6.vgtuh.xor" => "__builtin_HEXAGON_V6_vgtuh_xor",
1713     "llvm.hexagon.V6.vgtuh.xor.128B" => "__builtin_HEXAGON_V6_vgtuh_xor_128B",
1714     "llvm.hexagon.V6.vgtuw" => "__builtin_HEXAGON_V6_vgtuw",
1715     "llvm.hexagon.V6.vgtuw.128B" => "__builtin_HEXAGON_V6_vgtuw_128B",
1716     "llvm.hexagon.V6.vgtuw.and" => "__builtin_HEXAGON_V6_vgtuw_and",
1717     "llvm.hexagon.V6.vgtuw.and.128B" => "__builtin_HEXAGON_V6_vgtuw_and_128B",
1718     "llvm.hexagon.V6.vgtuw.or" => "__builtin_HEXAGON_V6_vgtuw_or",
1719     "llvm.hexagon.V6.vgtuw.or.128B" => "__builtin_HEXAGON_V6_vgtuw_or_128B",
1720     "llvm.hexagon.V6.vgtuw.xor" => "__builtin_HEXAGON_V6_vgtuw_xor",
1721     "llvm.hexagon.V6.vgtuw.xor.128B" => "__builtin_HEXAGON_V6_vgtuw_xor_128B",
1722     "llvm.hexagon.V6.vgtw" => "__builtin_HEXAGON_V6_vgtw",
1723     "llvm.hexagon.V6.vgtw.128B" => "__builtin_HEXAGON_V6_vgtw_128B",
1724     "llvm.hexagon.V6.vgtw.and" => "__builtin_HEXAGON_V6_vgtw_and",
1725     "llvm.hexagon.V6.vgtw.and.128B" => "__builtin_HEXAGON_V6_vgtw_and_128B",
1726     "llvm.hexagon.V6.vgtw.or" => "__builtin_HEXAGON_V6_vgtw_or",
1727     "llvm.hexagon.V6.vgtw.or.128B" => "__builtin_HEXAGON_V6_vgtw_or_128B",
1728     "llvm.hexagon.V6.vgtw.xor" => "__builtin_HEXAGON_V6_vgtw_xor",
1729     "llvm.hexagon.V6.vgtw.xor.128B" => "__builtin_HEXAGON_V6_vgtw_xor_128B",
1730     "llvm.hexagon.V6.vinsertwr" => "__builtin_HEXAGON_V6_vinsertwr",
1731     "llvm.hexagon.V6.vinsertwr.128B" => "__builtin_HEXAGON_V6_vinsertwr_128B",
1732     "llvm.hexagon.V6.vlalignb" => "__builtin_HEXAGON_V6_vlalignb",
1733     "llvm.hexagon.V6.vlalignb.128B" => "__builtin_HEXAGON_V6_vlalignb_128B",
1734     "llvm.hexagon.V6.vlalignbi" => "__builtin_HEXAGON_V6_vlalignbi",
1735     "llvm.hexagon.V6.vlalignbi.128B" => "__builtin_HEXAGON_V6_vlalignbi_128B",
1736     "llvm.hexagon.V6.vlsrb" => "__builtin_HEXAGON_V6_vlsrb",
1737     "llvm.hexagon.V6.vlsrb.128B" => "__builtin_HEXAGON_V6_vlsrb_128B",
1738     "llvm.hexagon.V6.vlsrh" => "__builtin_HEXAGON_V6_vlsrh",
1739     "llvm.hexagon.V6.vlsrh.128B" => "__builtin_HEXAGON_V6_vlsrh_128B",
1740     "llvm.hexagon.V6.vlsrhv" => "__builtin_HEXAGON_V6_vlsrhv",
1741     "llvm.hexagon.V6.vlsrhv.128B" => "__builtin_HEXAGON_V6_vlsrhv_128B",
1742     "llvm.hexagon.V6.vlsrw" => "__builtin_HEXAGON_V6_vlsrw",
1743     "llvm.hexagon.V6.vlsrw.128B" => "__builtin_HEXAGON_V6_vlsrw_128B",
1744     "llvm.hexagon.V6.vlsrwv" => "__builtin_HEXAGON_V6_vlsrwv",
1745     "llvm.hexagon.V6.vlsrwv.128B" => "__builtin_HEXAGON_V6_vlsrwv_128B",
1746     "llvm.hexagon.V6.vlut4" => "__builtin_HEXAGON_V6_vlut4",
1747     "llvm.hexagon.V6.vlut4.128B" => "__builtin_HEXAGON_V6_vlut4_128B",
1748     "llvm.hexagon.V6.vlutb" => "__builtin_HEXAGON_V6_vlutb",
1749     "llvm.hexagon.V6.vlutb.128B" => "__builtin_HEXAGON_V6_vlutb_128B",
1750     "llvm.hexagon.V6.vlutb.acc" => "__builtin_HEXAGON_V6_vlutb_acc",
1751     "llvm.hexagon.V6.vlutb.acc.128B" => "__builtin_HEXAGON_V6_vlutb_acc_128B",
1752     "llvm.hexagon.V6.vlutb.dv" => "__builtin_HEXAGON_V6_vlutb_dv",
1753     "llvm.hexagon.V6.vlutb.dv.128B" => "__builtin_HEXAGON_V6_vlutb_dv_128B",
1754     "llvm.hexagon.V6.vlutb.dv.acc" => "__builtin_HEXAGON_V6_vlutb_dv_acc",
1755     "llvm.hexagon.V6.vlutb.dv.acc.128B" => "__builtin_HEXAGON_V6_vlutb_dv_acc_128B",
1756     "llvm.hexagon.V6.vlutvvb" => "__builtin_HEXAGON_V6_vlutvvb",
1757     "llvm.hexagon.V6.vlutvvb.128B" => "__builtin_HEXAGON_V6_vlutvvb_128B",
1758     "llvm.hexagon.V6.vlutvvb.nm" => "__builtin_HEXAGON_V6_vlutvvb_nm",
1759     "llvm.hexagon.V6.vlutvvb.nm.128B" => "__builtin_HEXAGON_V6_vlutvvb_nm_128B",
1760     "llvm.hexagon.V6.vlutvvb.oracc" => "__builtin_HEXAGON_V6_vlutvvb_oracc",
1761     "llvm.hexagon.V6.vlutvvb.oracc.128B" => "__builtin_HEXAGON_V6_vlutvvb_oracc_128B",
1762     "llvm.hexagon.V6.vlutvvb.oracci" => "__builtin_HEXAGON_V6_vlutvvb_oracci",
1763     "llvm.hexagon.V6.vlutvvb.oracci.128B" => "__builtin_HEXAGON_V6_vlutvvb_oracci_128B",
1764     "llvm.hexagon.V6.vlutvvbi" => "__builtin_HEXAGON_V6_vlutvvbi",
1765     "llvm.hexagon.V6.vlutvvbi.128B" => "__builtin_HEXAGON_V6_vlutvvbi_128B",
1766     "llvm.hexagon.V6.vlutvwh" => "__builtin_HEXAGON_V6_vlutvwh",
1767     "llvm.hexagon.V6.vlutvwh.128B" => "__builtin_HEXAGON_V6_vlutvwh_128B",
1768     "llvm.hexagon.V6.vlutvwh.nm" => "__builtin_HEXAGON_V6_vlutvwh_nm",
1769     "llvm.hexagon.V6.vlutvwh.nm.128B" => "__builtin_HEXAGON_V6_vlutvwh_nm_128B",
1770     "llvm.hexagon.V6.vlutvwh.oracc" => "__builtin_HEXAGON_V6_vlutvwh_oracc",
1771     "llvm.hexagon.V6.vlutvwh.oracc.128B" => "__builtin_HEXAGON_V6_vlutvwh_oracc_128B",
1772     "llvm.hexagon.V6.vlutvwh.oracci" => "__builtin_HEXAGON_V6_vlutvwh_oracci",
1773     "llvm.hexagon.V6.vlutvwh.oracci.128B" => "__builtin_HEXAGON_V6_vlutvwh_oracci_128B",
1774     "llvm.hexagon.V6.vlutvwhi" => "__builtin_HEXAGON_V6_vlutvwhi",
1775     "llvm.hexagon.V6.vlutvwhi.128B" => "__builtin_HEXAGON_V6_vlutvwhi_128B",
1776     "llvm.hexagon.V6.vmax.bf" => "__builtin_HEXAGON_V6_vmax_bf",
1777     "llvm.hexagon.V6.vmax.bf.128B" => "__builtin_HEXAGON_V6_vmax_bf_128B",
1778     "llvm.hexagon.V6.vmax.hf" => "__builtin_HEXAGON_V6_vmax_hf",
1779     "llvm.hexagon.V6.vmax.hf.128B" => "__builtin_HEXAGON_V6_vmax_hf_128B",
1780     "llvm.hexagon.V6.vmax.sf" => "__builtin_HEXAGON_V6_vmax_sf",
1781     "llvm.hexagon.V6.vmax.sf.128B" => "__builtin_HEXAGON_V6_vmax_sf_128B",
1782     "llvm.hexagon.V6.vmaxb" => "__builtin_HEXAGON_V6_vmaxb",
1783     "llvm.hexagon.V6.vmaxb.128B" => "__builtin_HEXAGON_V6_vmaxb_128B",
1784     "llvm.hexagon.V6.vmaxh" => "__builtin_HEXAGON_V6_vmaxh",
1785     "llvm.hexagon.V6.vmaxh.128B" => "__builtin_HEXAGON_V6_vmaxh_128B",
1786     "llvm.hexagon.V6.vmaxub" => "__builtin_HEXAGON_V6_vmaxub",
1787     "llvm.hexagon.V6.vmaxub.128B" => "__builtin_HEXAGON_V6_vmaxub_128B",
1788     "llvm.hexagon.V6.vmaxuh" => "__builtin_HEXAGON_V6_vmaxuh",
1789     "llvm.hexagon.V6.vmaxuh.128B" => "__builtin_HEXAGON_V6_vmaxuh_128B",
1790     "llvm.hexagon.V6.vmaxw" => "__builtin_HEXAGON_V6_vmaxw",
1791     "llvm.hexagon.V6.vmaxw.128B" => "__builtin_HEXAGON_V6_vmaxw_128B",
1792     "llvm.hexagon.V6.vmin.bf" => "__builtin_HEXAGON_V6_vmin_bf",
1793     "llvm.hexagon.V6.vmin.bf.128B" => "__builtin_HEXAGON_V6_vmin_bf_128B",
1794     "llvm.hexagon.V6.vmin.hf" => "__builtin_HEXAGON_V6_vmin_hf",
1795     "llvm.hexagon.V6.vmin.hf.128B" => "__builtin_HEXAGON_V6_vmin_hf_128B",
1796     "llvm.hexagon.V6.vmin.sf" => "__builtin_HEXAGON_V6_vmin_sf",
1797     "llvm.hexagon.V6.vmin.sf.128B" => "__builtin_HEXAGON_V6_vmin_sf_128B",
1798     "llvm.hexagon.V6.vminb" => "__builtin_HEXAGON_V6_vminb",
1799     "llvm.hexagon.V6.vminb.128B" => "__builtin_HEXAGON_V6_vminb_128B",
1800     "llvm.hexagon.V6.vminh" => "__builtin_HEXAGON_V6_vminh",
1801     "llvm.hexagon.V6.vminh.128B" => "__builtin_HEXAGON_V6_vminh_128B",
1802     "llvm.hexagon.V6.vminub" => "__builtin_HEXAGON_V6_vminub",
1803     "llvm.hexagon.V6.vminub.128B" => "__builtin_HEXAGON_V6_vminub_128B",
1804     "llvm.hexagon.V6.vminuh" => "__builtin_HEXAGON_V6_vminuh",
1805     "llvm.hexagon.V6.vminuh.128B" => "__builtin_HEXAGON_V6_vminuh_128B",
1806     "llvm.hexagon.V6.vminw" => "__builtin_HEXAGON_V6_vminw",
1807     "llvm.hexagon.V6.vminw.128B" => "__builtin_HEXAGON_V6_vminw_128B",
1808     "llvm.hexagon.V6.vmpabus" => "__builtin_HEXAGON_V6_vmpabus",
1809     "llvm.hexagon.V6.vmpabus.128B" => "__builtin_HEXAGON_V6_vmpabus_128B",
1810     "llvm.hexagon.V6.vmpabus.acc" => "__builtin_HEXAGON_V6_vmpabus_acc",
1811     "llvm.hexagon.V6.vmpabus.acc.128B" => "__builtin_HEXAGON_V6_vmpabus_acc_128B",
1812     "llvm.hexagon.V6.vmpabusv" => "__builtin_HEXAGON_V6_vmpabusv",
1813     "llvm.hexagon.V6.vmpabusv.128B" => "__builtin_HEXAGON_V6_vmpabusv_128B",
1814     "llvm.hexagon.V6.vmpabuu" => "__builtin_HEXAGON_V6_vmpabuu",
1815     "llvm.hexagon.V6.vmpabuu.128B" => "__builtin_HEXAGON_V6_vmpabuu_128B",
1816     "llvm.hexagon.V6.vmpabuu.acc" => "__builtin_HEXAGON_V6_vmpabuu_acc",
1817     "llvm.hexagon.V6.vmpabuu.acc.128B" => "__builtin_HEXAGON_V6_vmpabuu_acc_128B",
1818     "llvm.hexagon.V6.vmpabuuv" => "__builtin_HEXAGON_V6_vmpabuuv",
1819     "llvm.hexagon.V6.vmpabuuv.128B" => "__builtin_HEXAGON_V6_vmpabuuv_128B",
1820     "llvm.hexagon.V6.vmpahb" => "__builtin_HEXAGON_V6_vmpahb",
1821     "llvm.hexagon.V6.vmpahb.128B" => "__builtin_HEXAGON_V6_vmpahb_128B",
1822     "llvm.hexagon.V6.vmpahb.acc" => "__builtin_HEXAGON_V6_vmpahb_acc",
1823     "llvm.hexagon.V6.vmpahb.acc.128B" => "__builtin_HEXAGON_V6_vmpahb_acc_128B",
1824     "llvm.hexagon.V6.vmpahhsat" => "__builtin_HEXAGON_V6_vmpahhsat",
1825     "llvm.hexagon.V6.vmpahhsat.128B" => "__builtin_HEXAGON_V6_vmpahhsat_128B",
1826     "llvm.hexagon.V6.vmpauhb" => "__builtin_HEXAGON_V6_vmpauhb",
1827     "llvm.hexagon.V6.vmpauhb.128B" => "__builtin_HEXAGON_V6_vmpauhb_128B",
1828     "llvm.hexagon.V6.vmpauhb.acc" => "__builtin_HEXAGON_V6_vmpauhb_acc",
1829     "llvm.hexagon.V6.vmpauhb.acc.128B" => "__builtin_HEXAGON_V6_vmpauhb_acc_128B",
1830     "llvm.hexagon.V6.vmpauhuhsat" => "__builtin_HEXAGON_V6_vmpauhuhsat",
1831     "llvm.hexagon.V6.vmpauhuhsat.128B" => "__builtin_HEXAGON_V6_vmpauhuhsat_128B",
1832     "llvm.hexagon.V6.vmpsuhuhsat" => "__builtin_HEXAGON_V6_vmpsuhuhsat",
1833     "llvm.hexagon.V6.vmpsuhuhsat.128B" => "__builtin_HEXAGON_V6_vmpsuhuhsat_128B",
1834     "llvm.hexagon.V6.vmpy.hf.hf" => "__builtin_HEXAGON_V6_vmpy_hf_hf",
1835     "llvm.hexagon.V6.vmpy.hf.hf.128B" => "__builtin_HEXAGON_V6_vmpy_hf_hf_128B",
1836     "llvm.hexagon.V6.vmpy.hf.hf.acc" => "__builtin_HEXAGON_V6_vmpy_hf_hf_acc",
1837     "llvm.hexagon.V6.vmpy.hf.hf.acc.128B" => "__builtin_HEXAGON_V6_vmpy_hf_hf_acc_128B",
1838     "llvm.hexagon.V6.vmpy.qf16" => "__builtin_HEXAGON_V6_vmpy_qf16",
1839     "llvm.hexagon.V6.vmpy.qf16.128B" => "__builtin_HEXAGON_V6_vmpy_qf16_128B",
1840     "llvm.hexagon.V6.vmpy.qf16.hf" => "__builtin_HEXAGON_V6_vmpy_qf16_hf",
1841     "llvm.hexagon.V6.vmpy.qf16.hf.128B" => "__builtin_HEXAGON_V6_vmpy_qf16_hf_128B",
1842     "llvm.hexagon.V6.vmpy.qf16.mix.hf" => "__builtin_HEXAGON_V6_vmpy_qf16_mix_hf",
1843     "llvm.hexagon.V6.vmpy.qf16.mix.hf.128B" => "__builtin_HEXAGON_V6_vmpy_qf16_mix_hf_128B",
1844     "llvm.hexagon.V6.vmpy.qf32" => "__builtin_HEXAGON_V6_vmpy_qf32",
1845     "llvm.hexagon.V6.vmpy.qf32.128B" => "__builtin_HEXAGON_V6_vmpy_qf32_128B",
1846     "llvm.hexagon.V6.vmpy.qf32.hf" => "__builtin_HEXAGON_V6_vmpy_qf32_hf",
1847     "llvm.hexagon.V6.vmpy.qf32.hf.128B" => "__builtin_HEXAGON_V6_vmpy_qf32_hf_128B",
1848     "llvm.hexagon.V6.vmpy.qf32.mix.hf" => "__builtin_HEXAGON_V6_vmpy_qf32_mix_hf",
1849     "llvm.hexagon.V6.vmpy.qf32.mix.hf.128B" => "__builtin_HEXAGON_V6_vmpy_qf32_mix_hf_128B",
1850     "llvm.hexagon.V6.vmpy.qf32.qf16" => "__builtin_HEXAGON_V6_vmpy_qf32_qf16",
1851     "llvm.hexagon.V6.vmpy.qf32.qf16.128B" => "__builtin_HEXAGON_V6_vmpy_qf32_qf16_128B",
1852     "llvm.hexagon.V6.vmpy.qf32.sf" => "__builtin_HEXAGON_V6_vmpy_qf32_sf",
1853     "llvm.hexagon.V6.vmpy.qf32.sf.128B" => "__builtin_HEXAGON_V6_vmpy_qf32_sf_128B",
1854     "llvm.hexagon.V6.vmpy.sf.bf" => "__builtin_HEXAGON_V6_vmpy_sf_bf",
1855     "llvm.hexagon.V6.vmpy.sf.bf.128B" => "__builtin_HEXAGON_V6_vmpy_sf_bf_128B",
1856     "llvm.hexagon.V6.vmpy.sf.bf.acc" => "__builtin_HEXAGON_V6_vmpy_sf_bf_acc",
1857     "llvm.hexagon.V6.vmpy.sf.bf.acc.128B" => "__builtin_HEXAGON_V6_vmpy_sf_bf_acc_128B",
1858     "llvm.hexagon.V6.vmpy.sf.hf" => "__builtin_HEXAGON_V6_vmpy_sf_hf",
1859     "llvm.hexagon.V6.vmpy.sf.hf.128B" => "__builtin_HEXAGON_V6_vmpy_sf_hf_128B",
1860     "llvm.hexagon.V6.vmpy.sf.hf.acc" => "__builtin_HEXAGON_V6_vmpy_sf_hf_acc",
1861     "llvm.hexagon.V6.vmpy.sf.hf.acc.128B" => "__builtin_HEXAGON_V6_vmpy_sf_hf_acc_128B",
1862     "llvm.hexagon.V6.vmpy.sf.sf" => "__builtin_HEXAGON_V6_vmpy_sf_sf",
1863     "llvm.hexagon.V6.vmpy.sf.sf.128B" => "__builtin_HEXAGON_V6_vmpy_sf_sf_128B",
1864     "llvm.hexagon.V6.vmpybus" => "__builtin_HEXAGON_V6_vmpybus",
1865     "llvm.hexagon.V6.vmpybus.128B" => "__builtin_HEXAGON_V6_vmpybus_128B",
1866     "llvm.hexagon.V6.vmpybus.acc" => "__builtin_HEXAGON_V6_vmpybus_acc",
1867     "llvm.hexagon.V6.vmpybus.acc.128B" => "__builtin_HEXAGON_V6_vmpybus_acc_128B",
1868     "llvm.hexagon.V6.vmpybusv" => "__builtin_HEXAGON_V6_vmpybusv",
1869     "llvm.hexagon.V6.vmpybusv.128B" => "__builtin_HEXAGON_V6_vmpybusv_128B",
1870     "llvm.hexagon.V6.vmpybusv.acc" => "__builtin_HEXAGON_V6_vmpybusv_acc",
1871     "llvm.hexagon.V6.vmpybusv.acc.128B" => "__builtin_HEXAGON_V6_vmpybusv_acc_128B",
1872     "llvm.hexagon.V6.vmpybv" => "__builtin_HEXAGON_V6_vmpybv",
1873     "llvm.hexagon.V6.vmpybv.128B" => "__builtin_HEXAGON_V6_vmpybv_128B",
1874     "llvm.hexagon.V6.vmpybv.acc" => "__builtin_HEXAGON_V6_vmpybv_acc",
1875     "llvm.hexagon.V6.vmpybv.acc.128B" => "__builtin_HEXAGON_V6_vmpybv_acc_128B",
1876     "llvm.hexagon.V6.vmpyewuh" => "__builtin_HEXAGON_V6_vmpyewuh",
1877     "llvm.hexagon.V6.vmpyewuh.128B" => "__builtin_HEXAGON_V6_vmpyewuh_128B",
1878     "llvm.hexagon.V6.vmpyewuh.64" => "__builtin_HEXAGON_V6_vmpyewuh_64",
1879     "llvm.hexagon.V6.vmpyewuh.64.128B" => "__builtin_HEXAGON_V6_vmpyewuh_64_128B",
1880     "llvm.hexagon.V6.vmpyh" => "__builtin_HEXAGON_V6_vmpyh",
1881     "llvm.hexagon.V6.vmpyh.128B" => "__builtin_HEXAGON_V6_vmpyh_128B",
1882     "llvm.hexagon.V6.vmpyh.acc" => "__builtin_HEXAGON_V6_vmpyh_acc",
1883     "llvm.hexagon.V6.vmpyh.acc.128B" => "__builtin_HEXAGON_V6_vmpyh_acc_128B",
1884     "llvm.hexagon.V6.vmpyhsat.acc" => "__builtin_HEXAGON_V6_vmpyhsat_acc",
1885     "llvm.hexagon.V6.vmpyhsat.acc.128B" => "__builtin_HEXAGON_V6_vmpyhsat_acc_128B",
1886     "llvm.hexagon.V6.vmpyhsrs" => "__builtin_HEXAGON_V6_vmpyhsrs",
1887     "llvm.hexagon.V6.vmpyhsrs.128B" => "__builtin_HEXAGON_V6_vmpyhsrs_128B",
1888     "llvm.hexagon.V6.vmpyhss" => "__builtin_HEXAGON_V6_vmpyhss",
1889     "llvm.hexagon.V6.vmpyhss.128B" => "__builtin_HEXAGON_V6_vmpyhss_128B",
1890     "llvm.hexagon.V6.vmpyhus" => "__builtin_HEXAGON_V6_vmpyhus",
1891     "llvm.hexagon.V6.vmpyhus.128B" => "__builtin_HEXAGON_V6_vmpyhus_128B",
1892     "llvm.hexagon.V6.vmpyhus.acc" => "__builtin_HEXAGON_V6_vmpyhus_acc",
1893     "llvm.hexagon.V6.vmpyhus.acc.128B" => "__builtin_HEXAGON_V6_vmpyhus_acc_128B",
1894     "llvm.hexagon.V6.vmpyhv" => "__builtin_HEXAGON_V6_vmpyhv",
1895     "llvm.hexagon.V6.vmpyhv.128B" => "__builtin_HEXAGON_V6_vmpyhv_128B",
1896     "llvm.hexagon.V6.vmpyhv.acc" => "__builtin_HEXAGON_V6_vmpyhv_acc",
1897     "llvm.hexagon.V6.vmpyhv.acc.128B" => "__builtin_HEXAGON_V6_vmpyhv_acc_128B",
1898     "llvm.hexagon.V6.vmpyhvsrs" => "__builtin_HEXAGON_V6_vmpyhvsrs",
1899     "llvm.hexagon.V6.vmpyhvsrs.128B" => "__builtin_HEXAGON_V6_vmpyhvsrs_128B",
1900     "llvm.hexagon.V6.vmpyieoh" => "__builtin_HEXAGON_V6_vmpyieoh",
1901     "llvm.hexagon.V6.vmpyieoh.128B" => "__builtin_HEXAGON_V6_vmpyieoh_128B",
1902     "llvm.hexagon.V6.vmpyiewh.acc" => "__builtin_HEXAGON_V6_vmpyiewh_acc",
1903     "llvm.hexagon.V6.vmpyiewh.acc.128B" => "__builtin_HEXAGON_V6_vmpyiewh_acc_128B",
1904     "llvm.hexagon.V6.vmpyiewuh" => "__builtin_HEXAGON_V6_vmpyiewuh",
1905     "llvm.hexagon.V6.vmpyiewuh.128B" => "__builtin_HEXAGON_V6_vmpyiewuh_128B",
1906     "llvm.hexagon.V6.vmpyiewuh.acc" => "__builtin_HEXAGON_V6_vmpyiewuh_acc",
1907     "llvm.hexagon.V6.vmpyiewuh.acc.128B" => "__builtin_HEXAGON_V6_vmpyiewuh_acc_128B",
1908     "llvm.hexagon.V6.vmpyih" => "__builtin_HEXAGON_V6_vmpyih",
1909     "llvm.hexagon.V6.vmpyih.128B" => "__builtin_HEXAGON_V6_vmpyih_128B",
1910     "llvm.hexagon.V6.vmpyih.acc" => "__builtin_HEXAGON_V6_vmpyih_acc",
1911     "llvm.hexagon.V6.vmpyih.acc.128B" => "__builtin_HEXAGON_V6_vmpyih_acc_128B",
1912     "llvm.hexagon.V6.vmpyihb" => "__builtin_HEXAGON_V6_vmpyihb",
1913     "llvm.hexagon.V6.vmpyihb.128B" => "__builtin_HEXAGON_V6_vmpyihb_128B",
1914     "llvm.hexagon.V6.vmpyihb.acc" => "__builtin_HEXAGON_V6_vmpyihb_acc",
1915     "llvm.hexagon.V6.vmpyihb.acc.128B" => "__builtin_HEXAGON_V6_vmpyihb_acc_128B",
1916     "llvm.hexagon.V6.vmpyiowh" => "__builtin_HEXAGON_V6_vmpyiowh",
1917     "llvm.hexagon.V6.vmpyiowh.128B" => "__builtin_HEXAGON_V6_vmpyiowh_128B",
1918     "llvm.hexagon.V6.vmpyiwb" => "__builtin_HEXAGON_V6_vmpyiwb",
1919     "llvm.hexagon.V6.vmpyiwb.128B" => "__builtin_HEXAGON_V6_vmpyiwb_128B",
1920     "llvm.hexagon.V6.vmpyiwb.acc" => "__builtin_HEXAGON_V6_vmpyiwb_acc",
1921     "llvm.hexagon.V6.vmpyiwb.acc.128B" => "__builtin_HEXAGON_V6_vmpyiwb_acc_128B",
1922     "llvm.hexagon.V6.vmpyiwh" => "__builtin_HEXAGON_V6_vmpyiwh",
1923     "llvm.hexagon.V6.vmpyiwh.128B" => "__builtin_HEXAGON_V6_vmpyiwh_128B",
1924     "llvm.hexagon.V6.vmpyiwh.acc" => "__builtin_HEXAGON_V6_vmpyiwh_acc",
1925     "llvm.hexagon.V6.vmpyiwh.acc.128B" => "__builtin_HEXAGON_V6_vmpyiwh_acc_128B",
1926     "llvm.hexagon.V6.vmpyiwub" => "__builtin_HEXAGON_V6_vmpyiwub",
1927     "llvm.hexagon.V6.vmpyiwub.128B" => "__builtin_HEXAGON_V6_vmpyiwub_128B",
1928     "llvm.hexagon.V6.vmpyiwub.acc" => "__builtin_HEXAGON_V6_vmpyiwub_acc",
1929     "llvm.hexagon.V6.vmpyiwub.acc.128B" => "__builtin_HEXAGON_V6_vmpyiwub_acc_128B",
1930     "llvm.hexagon.V6.vmpyowh" => "__builtin_HEXAGON_V6_vmpyowh",
1931     "llvm.hexagon.V6.vmpyowh.128B" => "__builtin_HEXAGON_V6_vmpyowh_128B",
1932     "llvm.hexagon.V6.vmpyowh.64.acc" => "__builtin_HEXAGON_V6_vmpyowh_64_acc",
1933     "llvm.hexagon.V6.vmpyowh.64.acc.128B" => "__builtin_HEXAGON_V6_vmpyowh_64_acc_128B",
1934     "llvm.hexagon.V6.vmpyowh.rnd" => "__builtin_HEXAGON_V6_vmpyowh_rnd",
1935     "llvm.hexagon.V6.vmpyowh.rnd.128B" => "__builtin_HEXAGON_V6_vmpyowh_rnd_128B",
1936     "llvm.hexagon.V6.vmpyowh.rnd.sacc" => "__builtin_HEXAGON_V6_vmpyowh_rnd_sacc",
1937     "llvm.hexagon.V6.vmpyowh.rnd.sacc.128B" => "__builtin_HEXAGON_V6_vmpyowh_rnd_sacc_128B",
1938     "llvm.hexagon.V6.vmpyowh.sacc" => "__builtin_HEXAGON_V6_vmpyowh_sacc",
1939     "llvm.hexagon.V6.vmpyowh.sacc.128B" => "__builtin_HEXAGON_V6_vmpyowh_sacc_128B",
1940     "llvm.hexagon.V6.vmpyub" => "__builtin_HEXAGON_V6_vmpyub",
1941     "llvm.hexagon.V6.vmpyub.128B" => "__builtin_HEXAGON_V6_vmpyub_128B",
1942     "llvm.hexagon.V6.vmpyub.acc" => "__builtin_HEXAGON_V6_vmpyub_acc",
1943     "llvm.hexagon.V6.vmpyub.acc.128B" => "__builtin_HEXAGON_V6_vmpyub_acc_128B",
1944     "llvm.hexagon.V6.vmpyubv" => "__builtin_HEXAGON_V6_vmpyubv",
1945     "llvm.hexagon.V6.vmpyubv.128B" => "__builtin_HEXAGON_V6_vmpyubv_128B",
1946     "llvm.hexagon.V6.vmpyubv.acc" => "__builtin_HEXAGON_V6_vmpyubv_acc",
1947     "llvm.hexagon.V6.vmpyubv.acc.128B" => "__builtin_HEXAGON_V6_vmpyubv_acc_128B",
1948     "llvm.hexagon.V6.vmpyuh" => "__builtin_HEXAGON_V6_vmpyuh",
1949     "llvm.hexagon.V6.vmpyuh.128B" => "__builtin_HEXAGON_V6_vmpyuh_128B",
1950     "llvm.hexagon.V6.vmpyuh.acc" => "__builtin_HEXAGON_V6_vmpyuh_acc",
1951     "llvm.hexagon.V6.vmpyuh.acc.128B" => "__builtin_HEXAGON_V6_vmpyuh_acc_128B",
1952     "llvm.hexagon.V6.vmpyuhe" => "__builtin_HEXAGON_V6_vmpyuhe",
1953     "llvm.hexagon.V6.vmpyuhe.128B" => "__builtin_HEXAGON_V6_vmpyuhe_128B",
1954     "llvm.hexagon.V6.vmpyuhe.acc" => "__builtin_HEXAGON_V6_vmpyuhe_acc",
1955     "llvm.hexagon.V6.vmpyuhe.acc.128B" => "__builtin_HEXAGON_V6_vmpyuhe_acc_128B",
1956     "llvm.hexagon.V6.vmpyuhv" => "__builtin_HEXAGON_V6_vmpyuhv",
1957     "llvm.hexagon.V6.vmpyuhv.128B" => "__builtin_HEXAGON_V6_vmpyuhv_128B",
1958     "llvm.hexagon.V6.vmpyuhv.acc" => "__builtin_HEXAGON_V6_vmpyuhv_acc",
1959     "llvm.hexagon.V6.vmpyuhv.acc.128B" => "__builtin_HEXAGON_V6_vmpyuhv_acc_128B",
1960     "llvm.hexagon.V6.vmpyuhvs" => "__builtin_HEXAGON_V6_vmpyuhvs",
1961     "llvm.hexagon.V6.vmpyuhvs.128B" => "__builtin_HEXAGON_V6_vmpyuhvs_128B",
1962     "llvm.hexagon.V6.vmux" => "__builtin_HEXAGON_V6_vmux",
1963     "llvm.hexagon.V6.vmux.128B" => "__builtin_HEXAGON_V6_vmux_128B",
1964     "llvm.hexagon.V6.vnavgb" => "__builtin_HEXAGON_V6_vnavgb",
1965     "llvm.hexagon.V6.vnavgb.128B" => "__builtin_HEXAGON_V6_vnavgb_128B",
1966     "llvm.hexagon.V6.vnavgh" => "__builtin_HEXAGON_V6_vnavgh",
1967     "llvm.hexagon.V6.vnavgh.128B" => "__builtin_HEXAGON_V6_vnavgh_128B",
1968     "llvm.hexagon.V6.vnavgub" => "__builtin_HEXAGON_V6_vnavgub",
1969     "llvm.hexagon.V6.vnavgub.128B" => "__builtin_HEXAGON_V6_vnavgub_128B",
1970     "llvm.hexagon.V6.vnavgw" => "__builtin_HEXAGON_V6_vnavgw",
1971     "llvm.hexagon.V6.vnavgw.128B" => "__builtin_HEXAGON_V6_vnavgw_128B",
1972     "llvm.hexagon.V6.vnormamth" => "__builtin_HEXAGON_V6_vnormamth",
1973     "llvm.hexagon.V6.vnormamth.128B" => "__builtin_HEXAGON_V6_vnormamth_128B",
1974     "llvm.hexagon.V6.vnormamtw" => "__builtin_HEXAGON_V6_vnormamtw",
1975     "llvm.hexagon.V6.vnormamtw.128B" => "__builtin_HEXAGON_V6_vnormamtw_128B",
1976     "llvm.hexagon.V6.vnot" => "__builtin_HEXAGON_V6_vnot",
1977     "llvm.hexagon.V6.vnot.128B" => "__builtin_HEXAGON_V6_vnot_128B",
1978     "llvm.hexagon.V6.vor" => "__builtin_HEXAGON_V6_vor",
1979     "llvm.hexagon.V6.vor.128B" => "__builtin_HEXAGON_V6_vor_128B",
1980     "llvm.hexagon.V6.vpackeb" => "__builtin_HEXAGON_V6_vpackeb",
1981     "llvm.hexagon.V6.vpackeb.128B" => "__builtin_HEXAGON_V6_vpackeb_128B",
1982     "llvm.hexagon.V6.vpackeh" => "__builtin_HEXAGON_V6_vpackeh",
1983     "llvm.hexagon.V6.vpackeh.128B" => "__builtin_HEXAGON_V6_vpackeh_128B",
1984     "llvm.hexagon.V6.vpackhb.sat" => "__builtin_HEXAGON_V6_vpackhb_sat",
1985     "llvm.hexagon.V6.vpackhb.sat.128B" => "__builtin_HEXAGON_V6_vpackhb_sat_128B",
1986     "llvm.hexagon.V6.vpackhub.sat" => "__builtin_HEXAGON_V6_vpackhub_sat",
1987     "llvm.hexagon.V6.vpackhub.sat.128B" => "__builtin_HEXAGON_V6_vpackhub_sat_128B",
1988     "llvm.hexagon.V6.vpackob" => "__builtin_HEXAGON_V6_vpackob",
1989     "llvm.hexagon.V6.vpackob.128B" => "__builtin_HEXAGON_V6_vpackob_128B",
1990     "llvm.hexagon.V6.vpackoh" => "__builtin_HEXAGON_V6_vpackoh",
1991     "llvm.hexagon.V6.vpackoh.128B" => "__builtin_HEXAGON_V6_vpackoh_128B",
1992     "llvm.hexagon.V6.vpackwh.sat" => "__builtin_HEXAGON_V6_vpackwh_sat",
1993     "llvm.hexagon.V6.vpackwh.sat.128B" => "__builtin_HEXAGON_V6_vpackwh_sat_128B",
1994     "llvm.hexagon.V6.vpackwuh.sat" => "__builtin_HEXAGON_V6_vpackwuh_sat",
1995     "llvm.hexagon.V6.vpackwuh.sat.128B" => "__builtin_HEXAGON_V6_vpackwuh_sat_128B",
1996     "llvm.hexagon.V6.vpopcounth" => "__builtin_HEXAGON_V6_vpopcounth",
1997     "llvm.hexagon.V6.vpopcounth.128B" => "__builtin_HEXAGON_V6_vpopcounth_128B",
1998     "llvm.hexagon.V6.vprefixqb" => "__builtin_HEXAGON_V6_vprefixqb",
1999     "llvm.hexagon.V6.vprefixqb.128B" => "__builtin_HEXAGON_V6_vprefixqb_128B",
2000     "llvm.hexagon.V6.vprefixqh" => "__builtin_HEXAGON_V6_vprefixqh",
2001     "llvm.hexagon.V6.vprefixqh.128B" => "__builtin_HEXAGON_V6_vprefixqh_128B",
2002     "llvm.hexagon.V6.vprefixqw" => "__builtin_HEXAGON_V6_vprefixqw",
2003     "llvm.hexagon.V6.vprefixqw.128B" => "__builtin_HEXAGON_V6_vprefixqw_128B",
2004     "llvm.hexagon.V6.vrdelta" => "__builtin_HEXAGON_V6_vrdelta",
2005     "llvm.hexagon.V6.vrdelta.128B" => "__builtin_HEXAGON_V6_vrdelta_128B",
2006     "llvm.hexagon.V6.vrmpybub.rtt" => "__builtin_HEXAGON_V6_vrmpybub_rtt",
2007     "llvm.hexagon.V6.vrmpybub.rtt.128B" => "__builtin_HEXAGON_V6_vrmpybub_rtt_128B",
2008     "llvm.hexagon.V6.vrmpybub.rtt.acc" => "__builtin_HEXAGON_V6_vrmpybub_rtt_acc",
2009     "llvm.hexagon.V6.vrmpybub.rtt.acc.128B" => "__builtin_HEXAGON_V6_vrmpybub_rtt_acc_128B",
2010     "llvm.hexagon.V6.vrmpybus" => "__builtin_HEXAGON_V6_vrmpybus",
2011     "llvm.hexagon.V6.vrmpybus.128B" => "__builtin_HEXAGON_V6_vrmpybus_128B",
2012     "llvm.hexagon.V6.vrmpybus.acc" => "__builtin_HEXAGON_V6_vrmpybus_acc",
2013     "llvm.hexagon.V6.vrmpybus.acc.128B" => "__builtin_HEXAGON_V6_vrmpybus_acc_128B",
2014     "llvm.hexagon.V6.vrmpybusi" => "__builtin_HEXAGON_V6_vrmpybusi",
2015     "llvm.hexagon.V6.vrmpybusi.128B" => "__builtin_HEXAGON_V6_vrmpybusi_128B",
2016     "llvm.hexagon.V6.vrmpybusi.acc" => "__builtin_HEXAGON_V6_vrmpybusi_acc",
2017     "llvm.hexagon.V6.vrmpybusi.acc.128B" => "__builtin_HEXAGON_V6_vrmpybusi_acc_128B",
2018     "llvm.hexagon.V6.vrmpybusv" => "__builtin_HEXAGON_V6_vrmpybusv",
2019     "llvm.hexagon.V6.vrmpybusv.128B" => "__builtin_HEXAGON_V6_vrmpybusv_128B",
2020     "llvm.hexagon.V6.vrmpybusv.acc" => "__builtin_HEXAGON_V6_vrmpybusv_acc",
2021     "llvm.hexagon.V6.vrmpybusv.acc.128B" => "__builtin_HEXAGON_V6_vrmpybusv_acc_128B",
2022     "llvm.hexagon.V6.vrmpybv" => "__builtin_HEXAGON_V6_vrmpybv",
2023     "llvm.hexagon.V6.vrmpybv.128B" => "__builtin_HEXAGON_V6_vrmpybv_128B",
2024     "llvm.hexagon.V6.vrmpybv.acc" => "__builtin_HEXAGON_V6_vrmpybv_acc",
2025     "llvm.hexagon.V6.vrmpybv.acc.128B" => "__builtin_HEXAGON_V6_vrmpybv_acc_128B",
2026     "llvm.hexagon.V6.vrmpyub" => "__builtin_HEXAGON_V6_vrmpyub",
2027     "llvm.hexagon.V6.vrmpyub.128B" => "__builtin_HEXAGON_V6_vrmpyub_128B",
2028     "llvm.hexagon.V6.vrmpyub.acc" => "__builtin_HEXAGON_V6_vrmpyub_acc",
2029     "llvm.hexagon.V6.vrmpyub.acc.128B" => "__builtin_HEXAGON_V6_vrmpyub_acc_128B",
2030     "llvm.hexagon.V6.vrmpyub.rtt" => "__builtin_HEXAGON_V6_vrmpyub_rtt",
2031     "llvm.hexagon.V6.vrmpyub.rtt.128B" => "__builtin_HEXAGON_V6_vrmpyub_rtt_128B",
2032     "llvm.hexagon.V6.vrmpyub.rtt.acc" => "__builtin_HEXAGON_V6_vrmpyub_rtt_acc",
2033     "llvm.hexagon.V6.vrmpyub.rtt.acc.128B" => "__builtin_HEXAGON_V6_vrmpyub_rtt_acc_128B",
2034     "llvm.hexagon.V6.vrmpyubi" => "__builtin_HEXAGON_V6_vrmpyubi",
2035     "llvm.hexagon.V6.vrmpyubi.128B" => "__builtin_HEXAGON_V6_vrmpyubi_128B",
2036     "llvm.hexagon.V6.vrmpyubi.acc" => "__builtin_HEXAGON_V6_vrmpyubi_acc",
2037     "llvm.hexagon.V6.vrmpyubi.acc.128B" => "__builtin_HEXAGON_V6_vrmpyubi_acc_128B",
2038     "llvm.hexagon.V6.vrmpyubv" => "__builtin_HEXAGON_V6_vrmpyubv",
2039     "llvm.hexagon.V6.vrmpyubv.128B" => "__builtin_HEXAGON_V6_vrmpyubv_128B",
2040     "llvm.hexagon.V6.vrmpyubv.acc" => "__builtin_HEXAGON_V6_vrmpyubv_acc",
2041     "llvm.hexagon.V6.vrmpyubv.acc.128B" => "__builtin_HEXAGON_V6_vrmpyubv_acc_128B",
2042     "llvm.hexagon.V6.vror" => "__builtin_HEXAGON_V6_vror",
2043     "llvm.hexagon.V6.vror.128B" => "__builtin_HEXAGON_V6_vror_128B",
2044     "llvm.hexagon.V6.vrotr" => "__builtin_HEXAGON_V6_vrotr",
2045     "llvm.hexagon.V6.vrotr.128B" => "__builtin_HEXAGON_V6_vrotr_128B",
2046     "llvm.hexagon.V6.vroundhb" => "__builtin_HEXAGON_V6_vroundhb",
2047     "llvm.hexagon.V6.vroundhb.128B" => "__builtin_HEXAGON_V6_vroundhb_128B",
2048     "llvm.hexagon.V6.vroundhub" => "__builtin_HEXAGON_V6_vroundhub",
2049     "llvm.hexagon.V6.vroundhub.128B" => "__builtin_HEXAGON_V6_vroundhub_128B",
2050     "llvm.hexagon.V6.vrounduhub" => "__builtin_HEXAGON_V6_vrounduhub",
2051     "llvm.hexagon.V6.vrounduhub.128B" => "__builtin_HEXAGON_V6_vrounduhub_128B",
2052     "llvm.hexagon.V6.vrounduwuh" => "__builtin_HEXAGON_V6_vrounduwuh",
2053     "llvm.hexagon.V6.vrounduwuh.128B" => "__builtin_HEXAGON_V6_vrounduwuh_128B",
2054     "llvm.hexagon.V6.vroundwh" => "__builtin_HEXAGON_V6_vroundwh",
2055     "llvm.hexagon.V6.vroundwh.128B" => "__builtin_HEXAGON_V6_vroundwh_128B",
2056     "llvm.hexagon.V6.vroundwuh" => "__builtin_HEXAGON_V6_vroundwuh",
2057     "llvm.hexagon.V6.vroundwuh.128B" => "__builtin_HEXAGON_V6_vroundwuh_128B",
2058     "llvm.hexagon.V6.vrsadubi" => "__builtin_HEXAGON_V6_vrsadubi",
2059     "llvm.hexagon.V6.vrsadubi.128B" => "__builtin_HEXAGON_V6_vrsadubi_128B",
2060     "llvm.hexagon.V6.vrsadubi.acc" => "__builtin_HEXAGON_V6_vrsadubi_acc",
2061     "llvm.hexagon.V6.vrsadubi.acc.128B" => "__builtin_HEXAGON_V6_vrsadubi_acc_128B",
2062     "llvm.hexagon.V6.vsatdw" => "__builtin_HEXAGON_V6_vsatdw",
2063     "llvm.hexagon.V6.vsatdw.128B" => "__builtin_HEXAGON_V6_vsatdw_128B",
2064     "llvm.hexagon.V6.vsathub" => "__builtin_HEXAGON_V6_vsathub",
2065     "llvm.hexagon.V6.vsathub.128B" => "__builtin_HEXAGON_V6_vsathub_128B",
2066     "llvm.hexagon.V6.vsatuwuh" => "__builtin_HEXAGON_V6_vsatuwuh",
2067     "llvm.hexagon.V6.vsatuwuh.128B" => "__builtin_HEXAGON_V6_vsatuwuh_128B",
2068     "llvm.hexagon.V6.vsatwh" => "__builtin_HEXAGON_V6_vsatwh",
2069     "llvm.hexagon.V6.vsatwh.128B" => "__builtin_HEXAGON_V6_vsatwh_128B",
2070     "llvm.hexagon.V6.vsb" => "__builtin_HEXAGON_V6_vsb",
2071     "llvm.hexagon.V6.vsb.128B" => "__builtin_HEXAGON_V6_vsb_128B",
2072     "llvm.hexagon.V6.vscattermh" => "__builtin_HEXAGON_V6_vscattermh",
2073     "llvm.hexagon.V6.vscattermh.128B" => "__builtin_HEXAGON_V6_vscattermh_128B",
2074     "llvm.hexagon.V6.vscattermh.add" => "__builtin_HEXAGON_V6_vscattermh_add",
2075     "llvm.hexagon.V6.vscattermh.add.128B" => "__builtin_HEXAGON_V6_vscattermh_add_128B",
2076     "llvm.hexagon.V6.vscattermhq" => "__builtin_HEXAGON_V6_vscattermhq",
2077     "llvm.hexagon.V6.vscattermhq.128B" => "__builtin_HEXAGON_V6_vscattermhq_128B",
2078     "llvm.hexagon.V6.vscattermhw" => "__builtin_HEXAGON_V6_vscattermhw",
2079     "llvm.hexagon.V6.vscattermhw.128B" => "__builtin_HEXAGON_V6_vscattermhw_128B",
2080     "llvm.hexagon.V6.vscattermhw.add" => "__builtin_HEXAGON_V6_vscattermhw_add",
2081     "llvm.hexagon.V6.vscattermhw.add.128B" => "__builtin_HEXAGON_V6_vscattermhw_add_128B",
2082     "llvm.hexagon.V6.vscattermhwq" => "__builtin_HEXAGON_V6_vscattermhwq",
2083     "llvm.hexagon.V6.vscattermhwq.128B" => "__builtin_HEXAGON_V6_vscattermhwq_128B",
2084     "llvm.hexagon.V6.vscattermw" => "__builtin_HEXAGON_V6_vscattermw",
2085     "llvm.hexagon.V6.vscattermw.128B" => "__builtin_HEXAGON_V6_vscattermw_128B",
2086     "llvm.hexagon.V6.vscattermw.add" => "__builtin_HEXAGON_V6_vscattermw_add",
2087     "llvm.hexagon.V6.vscattermw.add.128B" => "__builtin_HEXAGON_V6_vscattermw_add_128B",
2088     "llvm.hexagon.V6.vscattermwq" => "__builtin_HEXAGON_V6_vscattermwq",
2089     "llvm.hexagon.V6.vscattermwq.128B" => "__builtin_HEXAGON_V6_vscattermwq_128B",
2090     "llvm.hexagon.V6.vsh" => "__builtin_HEXAGON_V6_vsh",
2091     "llvm.hexagon.V6.vsh.128B" => "__builtin_HEXAGON_V6_vsh_128B",
2092     "llvm.hexagon.V6.vshufeh" => "__builtin_HEXAGON_V6_vshufeh",
2093     "llvm.hexagon.V6.vshufeh.128B" => "__builtin_HEXAGON_V6_vshufeh_128B",
2094     "llvm.hexagon.V6.vshuffb" => "__builtin_HEXAGON_V6_vshuffb",
2095     "llvm.hexagon.V6.vshuffb.128B" => "__builtin_HEXAGON_V6_vshuffb_128B",
2096     "llvm.hexagon.V6.vshuffeb" => "__builtin_HEXAGON_V6_vshuffeb",
2097     "llvm.hexagon.V6.vshuffeb.128B" => "__builtin_HEXAGON_V6_vshuffeb_128B",
2098     "llvm.hexagon.V6.vshuffh" => "__builtin_HEXAGON_V6_vshuffh",
2099     "llvm.hexagon.V6.vshuffh.128B" => "__builtin_HEXAGON_V6_vshuffh_128B",
2100     "llvm.hexagon.V6.vshuffob" => "__builtin_HEXAGON_V6_vshuffob",
2101     "llvm.hexagon.V6.vshuffob.128B" => "__builtin_HEXAGON_V6_vshuffob_128B",
2102     "llvm.hexagon.V6.vshuffvdd" => "__builtin_HEXAGON_V6_vshuffvdd",
2103     "llvm.hexagon.V6.vshuffvdd.128B" => "__builtin_HEXAGON_V6_vshuffvdd_128B",
2104     "llvm.hexagon.V6.vshufoeb" => "__builtin_HEXAGON_V6_vshufoeb",
2105     "llvm.hexagon.V6.vshufoeb.128B" => "__builtin_HEXAGON_V6_vshufoeb_128B",
2106     "llvm.hexagon.V6.vshufoeh" => "__builtin_HEXAGON_V6_vshufoeh",
2107     "llvm.hexagon.V6.vshufoeh.128B" => "__builtin_HEXAGON_V6_vshufoeh_128B",
2108     "llvm.hexagon.V6.vshufoh" => "__builtin_HEXAGON_V6_vshufoh",
2109     "llvm.hexagon.V6.vshufoh.128B" => "__builtin_HEXAGON_V6_vshufoh_128B",
2110     "llvm.hexagon.V6.vsub.hf" => "__builtin_HEXAGON_V6_vsub_hf",
2111     "llvm.hexagon.V6.vsub.hf.128B" => "__builtin_HEXAGON_V6_vsub_hf_128B",
2112     "llvm.hexagon.V6.vsub.hf.hf" => "__builtin_HEXAGON_V6_vsub_hf_hf",
2113     "llvm.hexagon.V6.vsub.hf.hf.128B" => "__builtin_HEXAGON_V6_vsub_hf_hf_128B",
2114     "llvm.hexagon.V6.vsub.qf16" => "__builtin_HEXAGON_V6_vsub_qf16",
2115     "llvm.hexagon.V6.vsub.qf16.128B" => "__builtin_HEXAGON_V6_vsub_qf16_128B",
2116     "llvm.hexagon.V6.vsub.qf16.mix" => "__builtin_HEXAGON_V6_vsub_qf16_mix",
2117     "llvm.hexagon.V6.vsub.qf16.mix.128B" => "__builtin_HEXAGON_V6_vsub_qf16_mix_128B",
2118     "llvm.hexagon.V6.vsub.qf32" => "__builtin_HEXAGON_V6_vsub_qf32",
2119     "llvm.hexagon.V6.vsub.qf32.128B" => "__builtin_HEXAGON_V6_vsub_qf32_128B",
2120     "llvm.hexagon.V6.vsub.qf32.mix" => "__builtin_HEXAGON_V6_vsub_qf32_mix",
2121     "llvm.hexagon.V6.vsub.qf32.mix.128B" => "__builtin_HEXAGON_V6_vsub_qf32_mix_128B",
2122     "llvm.hexagon.V6.vsub.sf" => "__builtin_HEXAGON_V6_vsub_sf",
2123     "llvm.hexagon.V6.vsub.sf.128B" => "__builtin_HEXAGON_V6_vsub_sf_128B",
2124     "llvm.hexagon.V6.vsub.sf.bf" => "__builtin_HEXAGON_V6_vsub_sf_bf",
2125     "llvm.hexagon.V6.vsub.sf.bf.128B" => "__builtin_HEXAGON_V6_vsub_sf_bf_128B",
2126     "llvm.hexagon.V6.vsub.sf.hf" => "__builtin_HEXAGON_V6_vsub_sf_hf",
2127     "llvm.hexagon.V6.vsub.sf.hf.128B" => "__builtin_HEXAGON_V6_vsub_sf_hf_128B",
2128     "llvm.hexagon.V6.vsub.sf.sf" => "__builtin_HEXAGON_V6_vsub_sf_sf",
2129     "llvm.hexagon.V6.vsub.sf.sf.128B" => "__builtin_HEXAGON_V6_vsub_sf_sf_128B",
2130     "llvm.hexagon.V6.vsubb" => "__builtin_HEXAGON_V6_vsubb",
2131     "llvm.hexagon.V6.vsubb.128B" => "__builtin_HEXAGON_V6_vsubb_128B",
2132     "llvm.hexagon.V6.vsubb.dv" => "__builtin_HEXAGON_V6_vsubb_dv",
2133     "llvm.hexagon.V6.vsubb.dv.128B" => "__builtin_HEXAGON_V6_vsubb_dv_128B",
2134     "llvm.hexagon.V6.vsubbnq" => "__builtin_HEXAGON_V6_vsubbnq",
2135     "llvm.hexagon.V6.vsubbnq.128B" => "__builtin_HEXAGON_V6_vsubbnq_128B",
2136     "llvm.hexagon.V6.vsubbq" => "__builtin_HEXAGON_V6_vsubbq",
2137     "llvm.hexagon.V6.vsubbq.128B" => "__builtin_HEXAGON_V6_vsubbq_128B",
2138     "llvm.hexagon.V6.vsubbsat" => "__builtin_HEXAGON_V6_vsubbsat",
2139     "llvm.hexagon.V6.vsubbsat.128B" => "__builtin_HEXAGON_V6_vsubbsat_128B",
2140     "llvm.hexagon.V6.vsubbsat.dv" => "__builtin_HEXAGON_V6_vsubbsat_dv",
2141     "llvm.hexagon.V6.vsubbsat.dv.128B" => "__builtin_HEXAGON_V6_vsubbsat_dv_128B",
2142     "llvm.hexagon.V6.vsubh" => "__builtin_HEXAGON_V6_vsubh",
2143     "llvm.hexagon.V6.vsubh.128B" => "__builtin_HEXAGON_V6_vsubh_128B",
2144     "llvm.hexagon.V6.vsubh.dv" => "__builtin_HEXAGON_V6_vsubh_dv",
2145     "llvm.hexagon.V6.vsubh.dv.128B" => "__builtin_HEXAGON_V6_vsubh_dv_128B",
2146     "llvm.hexagon.V6.vsubhnq" => "__builtin_HEXAGON_V6_vsubhnq",
2147     "llvm.hexagon.V6.vsubhnq.128B" => "__builtin_HEXAGON_V6_vsubhnq_128B",
2148     "llvm.hexagon.V6.vsubhq" => "__builtin_HEXAGON_V6_vsubhq",
2149     "llvm.hexagon.V6.vsubhq.128B" => "__builtin_HEXAGON_V6_vsubhq_128B",
2150     "llvm.hexagon.V6.vsubhsat" => "__builtin_HEXAGON_V6_vsubhsat",
2151     "llvm.hexagon.V6.vsubhsat.128B" => "__builtin_HEXAGON_V6_vsubhsat_128B",
2152     "llvm.hexagon.V6.vsubhsat.dv" => "__builtin_HEXAGON_V6_vsubhsat_dv",
2153     "llvm.hexagon.V6.vsubhsat.dv.128B" => "__builtin_HEXAGON_V6_vsubhsat_dv_128B",
2154     "llvm.hexagon.V6.vsubhw" => "__builtin_HEXAGON_V6_vsubhw",
2155     "llvm.hexagon.V6.vsubhw.128B" => "__builtin_HEXAGON_V6_vsubhw_128B",
2156     "llvm.hexagon.V6.vsububh" => "__builtin_HEXAGON_V6_vsububh",
2157     "llvm.hexagon.V6.vsububh.128B" => "__builtin_HEXAGON_V6_vsububh_128B",
2158     "llvm.hexagon.V6.vsububsat" => "__builtin_HEXAGON_V6_vsububsat",
2159     "llvm.hexagon.V6.vsububsat.128B" => "__builtin_HEXAGON_V6_vsububsat_128B",
2160     "llvm.hexagon.V6.vsububsat.dv" => "__builtin_HEXAGON_V6_vsububsat_dv",
2161     "llvm.hexagon.V6.vsububsat.dv.128B" => "__builtin_HEXAGON_V6_vsububsat_dv_128B",
2162     "llvm.hexagon.V6.vsubububb.sat" => "__builtin_HEXAGON_V6_vsubububb_sat",
2163     "llvm.hexagon.V6.vsubububb.sat.128B" => "__builtin_HEXAGON_V6_vsubububb_sat_128B",
2164     "llvm.hexagon.V6.vsubuhsat" => "__builtin_HEXAGON_V6_vsubuhsat",
2165     "llvm.hexagon.V6.vsubuhsat.128B" => "__builtin_HEXAGON_V6_vsubuhsat_128B",
2166     "llvm.hexagon.V6.vsubuhsat.dv" => "__builtin_HEXAGON_V6_vsubuhsat_dv",
2167     "llvm.hexagon.V6.vsubuhsat.dv.128B" => "__builtin_HEXAGON_V6_vsubuhsat_dv_128B",
2168     "llvm.hexagon.V6.vsubuhw" => "__builtin_HEXAGON_V6_vsubuhw",
2169     "llvm.hexagon.V6.vsubuhw.128B" => "__builtin_HEXAGON_V6_vsubuhw_128B",
2170     "llvm.hexagon.V6.vsubuwsat" => "__builtin_HEXAGON_V6_vsubuwsat",
2171     "llvm.hexagon.V6.vsubuwsat.128B" => "__builtin_HEXAGON_V6_vsubuwsat_128B",
2172     "llvm.hexagon.V6.vsubuwsat.dv" => "__builtin_HEXAGON_V6_vsubuwsat_dv",
2173     "llvm.hexagon.V6.vsubuwsat.dv.128B" => "__builtin_HEXAGON_V6_vsubuwsat_dv_128B",
2174     "llvm.hexagon.V6.vsubw" => "__builtin_HEXAGON_V6_vsubw",
2175     "llvm.hexagon.V6.vsubw.128B" => "__builtin_HEXAGON_V6_vsubw_128B",
2176     "llvm.hexagon.V6.vsubw.dv" => "__builtin_HEXAGON_V6_vsubw_dv",
2177     "llvm.hexagon.V6.vsubw.dv.128B" => "__builtin_HEXAGON_V6_vsubw_dv_128B",
2178     "llvm.hexagon.V6.vsubwnq" => "__builtin_HEXAGON_V6_vsubwnq",
2179     "llvm.hexagon.V6.vsubwnq.128B" => "__builtin_HEXAGON_V6_vsubwnq_128B",
2180     "llvm.hexagon.V6.vsubwq" => "__builtin_HEXAGON_V6_vsubwq",
2181     "llvm.hexagon.V6.vsubwq.128B" => "__builtin_HEXAGON_V6_vsubwq_128B",
2182     "llvm.hexagon.V6.vsubwsat" => "__builtin_HEXAGON_V6_vsubwsat",
2183     "llvm.hexagon.V6.vsubwsat.128B" => "__builtin_HEXAGON_V6_vsubwsat_128B",
2184     "llvm.hexagon.V6.vsubwsat.dv" => "__builtin_HEXAGON_V6_vsubwsat_dv",
2185     "llvm.hexagon.V6.vsubwsat.dv.128B" => "__builtin_HEXAGON_V6_vsubwsat_dv_128B",
2186     "llvm.hexagon.V6.vswap" => "__builtin_HEXAGON_V6_vswap",
2187     "llvm.hexagon.V6.vswap.128B" => "__builtin_HEXAGON_V6_vswap_128B",
2188     "llvm.hexagon.V6.vtmpyb" => "__builtin_HEXAGON_V6_vtmpyb",
2189     "llvm.hexagon.V6.vtmpyb.128B" => "__builtin_HEXAGON_V6_vtmpyb_128B",
2190     "llvm.hexagon.V6.vtmpyb.acc" => "__builtin_HEXAGON_V6_vtmpyb_acc",
2191     "llvm.hexagon.V6.vtmpyb.acc.128B" => "__builtin_HEXAGON_V6_vtmpyb_acc_128B",
2192     "llvm.hexagon.V6.vtmpybus" => "__builtin_HEXAGON_V6_vtmpybus",
2193     "llvm.hexagon.V6.vtmpybus.128B" => "__builtin_HEXAGON_V6_vtmpybus_128B",
2194     "llvm.hexagon.V6.vtmpybus.acc" => "__builtin_HEXAGON_V6_vtmpybus_acc",
2195     "llvm.hexagon.V6.vtmpybus.acc.128B" => "__builtin_HEXAGON_V6_vtmpybus_acc_128B",
2196     "llvm.hexagon.V6.vtmpyhb" => "__builtin_HEXAGON_V6_vtmpyhb",
2197     "llvm.hexagon.V6.vtmpyhb.128B" => "__builtin_HEXAGON_V6_vtmpyhb_128B",
2198     "llvm.hexagon.V6.vtmpyhb.acc" => "__builtin_HEXAGON_V6_vtmpyhb_acc",
2199     "llvm.hexagon.V6.vtmpyhb.acc.128B" => "__builtin_HEXAGON_V6_vtmpyhb_acc_128B",
2200     "llvm.hexagon.V6.vunpackb" => "__builtin_HEXAGON_V6_vunpackb",
2201     "llvm.hexagon.V6.vunpackb.128B" => "__builtin_HEXAGON_V6_vunpackb_128B",
2202     "llvm.hexagon.V6.vunpackh" => "__builtin_HEXAGON_V6_vunpackh",
2203     "llvm.hexagon.V6.vunpackh.128B" => "__builtin_HEXAGON_V6_vunpackh_128B",
2204     "llvm.hexagon.V6.vunpackob" => "__builtin_HEXAGON_V6_vunpackob",
2205     "llvm.hexagon.V6.vunpackob.128B" => "__builtin_HEXAGON_V6_vunpackob_128B",
2206     "llvm.hexagon.V6.vunpackoh" => "__builtin_HEXAGON_V6_vunpackoh",
2207     "llvm.hexagon.V6.vunpackoh.128B" => "__builtin_HEXAGON_V6_vunpackoh_128B",
2208     "llvm.hexagon.V6.vunpackub" => "__builtin_HEXAGON_V6_vunpackub",
2209     "llvm.hexagon.V6.vunpackub.128B" => "__builtin_HEXAGON_V6_vunpackub_128B",
2210     "llvm.hexagon.V6.vunpackuh" => "__builtin_HEXAGON_V6_vunpackuh",
2211     "llvm.hexagon.V6.vunpackuh.128B" => "__builtin_HEXAGON_V6_vunpackuh_128B",
2212     "llvm.hexagon.V6.vxor" => "__builtin_HEXAGON_V6_vxor",
2213     "llvm.hexagon.V6.vxor.128B" => "__builtin_HEXAGON_V6_vxor_128B",
2214     "llvm.hexagon.V6.vzb" => "__builtin_HEXAGON_V6_vzb",
2215     "llvm.hexagon.V6.vzb.128B" => "__builtin_HEXAGON_V6_vzb_128B",
2216     "llvm.hexagon.V6.vzh" => "__builtin_HEXAGON_V6_vzh",
2217     "llvm.hexagon.V6.vzh.128B" => "__builtin_HEXAGON_V6_vzh_128B",
2218     "llvm.hexagon.Y2.dccleana" => "__builtin_HEXAGON_Y2_dccleana",
2219     "llvm.hexagon.Y2.dccleaninva" => "__builtin_HEXAGON_Y2_dccleaninva",
2220     "llvm.hexagon.Y2.dcfetch" => "__builtin_HEXAGON_Y2_dcfetch",
2221     "llvm.hexagon.Y2.dcinva" => "__builtin_HEXAGON_Y2_dcinva",
2222     "llvm.hexagon.Y2.dczeroa" => "__builtin_HEXAGON_Y2_dczeroa",
2223     "llvm.hexagon.Y4.l2fetch" => "__builtin_HEXAGON_Y4_l2fetch",
2224     "llvm.hexagon.Y5.l2fetch" => "__builtin_HEXAGON_Y5_l2fetch",
2225     "llvm.hexagon.Y6.dmlink" => "__builtin_HEXAGON_Y6_dmlink",
2226     "llvm.hexagon.Y6.dmpause" => "__builtin_HEXAGON_Y6_dmpause",
2227     "llvm.hexagon.Y6.dmpoll" => "__builtin_HEXAGON_Y6_dmpoll",
2228     "llvm.hexagon.Y6.dmresume" => "__builtin_HEXAGON_Y6_dmresume",
2229     "llvm.hexagon.Y6.dmstart" => "__builtin_HEXAGON_Y6_dmstart",
2230     "llvm.hexagon.Y6.dmwait" => "__builtin_HEXAGON_Y6_dmwait",
2231     "llvm.hexagon.brev.ldb" => "__builtin_brev_ldb",
2232     "llvm.hexagon.brev.ldd" => "__builtin_brev_ldd",
2233     "llvm.hexagon.brev.ldh" => "__builtin_brev_ldh",
2234     "llvm.hexagon.brev.ldub" => "__builtin_brev_ldub",
2235     "llvm.hexagon.brev.lduh" => "__builtin_brev_lduh",
2236     "llvm.hexagon.brev.ldw" => "__builtin_brev_ldw",
2237     "llvm.hexagon.brev.stb" => "__builtin_brev_stb",
2238     "llvm.hexagon.brev.std" => "__builtin_brev_std",
2239     "llvm.hexagon.brev.sth" => "__builtin_brev_sth",
2240     "llvm.hexagon.brev.sthhi" => "__builtin_brev_sthhi",
2241     "llvm.hexagon.brev.stw" => "__builtin_brev_stw",
2242     "llvm.hexagon.circ.ldb" => "__builtin_circ_ldb",
2243     "llvm.hexagon.circ.ldd" => "__builtin_circ_ldd",
2244     "llvm.hexagon.circ.ldh" => "__builtin_circ_ldh",
2245     "llvm.hexagon.circ.ldub" => "__builtin_circ_ldub",
2246     "llvm.hexagon.circ.lduh" => "__builtin_circ_lduh",
2247     "llvm.hexagon.circ.ldw" => "__builtin_circ_ldw",
2248     "llvm.hexagon.circ.stb" => "__builtin_circ_stb",
2249     "llvm.hexagon.circ.std" => "__builtin_circ_std",
2250     "llvm.hexagon.circ.sth" => "__builtin_circ_sth",
2251     "llvm.hexagon.circ.sthhi" => "__builtin_circ_sthhi",
2252     "llvm.hexagon.circ.stw" => "__builtin_circ_stw",
2253     "llvm.hexagon.mm256i.vaddw" => "__builtin__mm256i_vaddw",
2254     "llvm.hexagon.prefetch" => "__builtin_HEXAGON_prefetch",
2255     "llvm.hexagon.vmemcpy" => "__builtin_hexagon_vmemcpy",
2256     "llvm.hexagon.vmemset" => "__builtin_hexagon_vmemset",
2257     // mips
2258     "llvm.mips.absq.s.ph" => "__builtin_mips_absq_s_ph",
2259     "llvm.mips.absq.s.qb" => "__builtin_mips_absq_s_qb",
2260     "llvm.mips.absq.s.w" => "__builtin_mips_absq_s_w",
2261     "llvm.mips.add.a.b" => "__builtin_msa_add_a_b",
2262     "llvm.mips.add.a.d" => "__builtin_msa_add_a_d",
2263     "llvm.mips.add.a.h" => "__builtin_msa_add_a_h",
2264     "llvm.mips.add.a.w" => "__builtin_msa_add_a_w",
2265     "llvm.mips.addq.ph" => "__builtin_mips_addq_ph",
2266     "llvm.mips.addq.s.ph" => "__builtin_mips_addq_s_ph",
2267     "llvm.mips.addq.s.w" => "__builtin_mips_addq_s_w",
2268     "llvm.mips.addqh.ph" => "__builtin_mips_addqh_ph",
2269     "llvm.mips.addqh.r.ph" => "__builtin_mips_addqh_r_ph",
2270     "llvm.mips.addqh.r.w" => "__builtin_mips_addqh_r_w",
2271     "llvm.mips.addqh.w" => "__builtin_mips_addqh_w",
2272     "llvm.mips.adds.a.b" => "__builtin_msa_adds_a_b",
2273     "llvm.mips.adds.a.d" => "__builtin_msa_adds_a_d",
2274     "llvm.mips.adds.a.h" => "__builtin_msa_adds_a_h",
2275     "llvm.mips.adds.a.w" => "__builtin_msa_adds_a_w",
2276     "llvm.mips.adds.s.b" => "__builtin_msa_adds_s_b",
2277     "llvm.mips.adds.s.d" => "__builtin_msa_adds_s_d",
2278     "llvm.mips.adds.s.h" => "__builtin_msa_adds_s_h",
2279     "llvm.mips.adds.s.w" => "__builtin_msa_adds_s_w",
2280     "llvm.mips.adds.u.b" => "__builtin_msa_adds_u_b",
2281     "llvm.mips.adds.u.d" => "__builtin_msa_adds_u_d",
2282     "llvm.mips.adds.u.h" => "__builtin_msa_adds_u_h",
2283     "llvm.mips.adds.u.w" => "__builtin_msa_adds_u_w",
2284     "llvm.mips.addsc" => "__builtin_mips_addsc",
2285     "llvm.mips.addu.ph" => "__builtin_mips_addu_ph",
2286     "llvm.mips.addu.qb" => "__builtin_mips_addu_qb",
2287     "llvm.mips.addu.s.ph" => "__builtin_mips_addu_s_ph",
2288     "llvm.mips.addu.s.qb" => "__builtin_mips_addu_s_qb",
2289     "llvm.mips.adduh.qb" => "__builtin_mips_adduh_qb",
2290     "llvm.mips.adduh.r.qb" => "__builtin_mips_adduh_r_qb",
2291     "llvm.mips.addv.b" => "__builtin_msa_addv_b",
2292     "llvm.mips.addv.d" => "__builtin_msa_addv_d",
2293     "llvm.mips.addv.h" => "__builtin_msa_addv_h",
2294     "llvm.mips.addv.w" => "__builtin_msa_addv_w",
2295     "llvm.mips.addvi.b" => "__builtin_msa_addvi_b",
2296     "llvm.mips.addvi.d" => "__builtin_msa_addvi_d",
2297     "llvm.mips.addvi.h" => "__builtin_msa_addvi_h",
2298     "llvm.mips.addvi.w" => "__builtin_msa_addvi_w",
2299     "llvm.mips.addwc" => "__builtin_mips_addwc",
2300     "llvm.mips.and.v" => "__builtin_msa_and_v",
2301     "llvm.mips.andi.b" => "__builtin_msa_andi_b",
2302     "llvm.mips.append" => "__builtin_mips_append",
2303     "llvm.mips.asub.s.b" => "__builtin_msa_asub_s_b",
2304     "llvm.mips.asub.s.d" => "__builtin_msa_asub_s_d",
2305     "llvm.mips.asub.s.h" => "__builtin_msa_asub_s_h",
2306     "llvm.mips.asub.s.w" => "__builtin_msa_asub_s_w",
2307     "llvm.mips.asub.u.b" => "__builtin_msa_asub_u_b",
2308     "llvm.mips.asub.u.d" => "__builtin_msa_asub_u_d",
2309     "llvm.mips.asub.u.h" => "__builtin_msa_asub_u_h",
2310     "llvm.mips.asub.u.w" => "__builtin_msa_asub_u_w",
2311     "llvm.mips.ave.s.b" => "__builtin_msa_ave_s_b",
2312     "llvm.mips.ave.s.d" => "__builtin_msa_ave_s_d",
2313     "llvm.mips.ave.s.h" => "__builtin_msa_ave_s_h",
2314     "llvm.mips.ave.s.w" => "__builtin_msa_ave_s_w",
2315     "llvm.mips.ave.u.b" => "__builtin_msa_ave_u_b",
2316     "llvm.mips.ave.u.d" => "__builtin_msa_ave_u_d",
2317     "llvm.mips.ave.u.h" => "__builtin_msa_ave_u_h",
2318     "llvm.mips.ave.u.w" => "__builtin_msa_ave_u_w",
2319     "llvm.mips.aver.s.b" => "__builtin_msa_aver_s_b",
2320     "llvm.mips.aver.s.d" => "__builtin_msa_aver_s_d",
2321     "llvm.mips.aver.s.h" => "__builtin_msa_aver_s_h",
2322     "llvm.mips.aver.s.w" => "__builtin_msa_aver_s_w",
2323     "llvm.mips.aver.u.b" => "__builtin_msa_aver_u_b",
2324     "llvm.mips.aver.u.d" => "__builtin_msa_aver_u_d",
2325     "llvm.mips.aver.u.h" => "__builtin_msa_aver_u_h",
2326     "llvm.mips.aver.u.w" => "__builtin_msa_aver_u_w",
2327     "llvm.mips.balign" => "__builtin_mips_balign",
2328     "llvm.mips.bclr.b" => "__builtin_msa_bclr_b",
2329     "llvm.mips.bclr.d" => "__builtin_msa_bclr_d",
2330     "llvm.mips.bclr.h" => "__builtin_msa_bclr_h",
2331     "llvm.mips.bclr.w" => "__builtin_msa_bclr_w",
2332     "llvm.mips.bclri.b" => "__builtin_msa_bclri_b",
2333     "llvm.mips.bclri.d" => "__builtin_msa_bclri_d",
2334     "llvm.mips.bclri.h" => "__builtin_msa_bclri_h",
2335     "llvm.mips.bclri.w" => "__builtin_msa_bclri_w",
2336     "llvm.mips.binsl.b" => "__builtin_msa_binsl_b",
2337     "llvm.mips.binsl.d" => "__builtin_msa_binsl_d",
2338     "llvm.mips.binsl.h" => "__builtin_msa_binsl_h",
2339     "llvm.mips.binsl.w" => "__builtin_msa_binsl_w",
2340     "llvm.mips.binsli.b" => "__builtin_msa_binsli_b",
2341     "llvm.mips.binsli.d" => "__builtin_msa_binsli_d",
2342     "llvm.mips.binsli.h" => "__builtin_msa_binsli_h",
2343     "llvm.mips.binsli.w" => "__builtin_msa_binsli_w",
2344     "llvm.mips.binsr.b" => "__builtin_msa_binsr_b",
2345     "llvm.mips.binsr.d" => "__builtin_msa_binsr_d",
2346     "llvm.mips.binsr.h" => "__builtin_msa_binsr_h",
2347     "llvm.mips.binsr.w" => "__builtin_msa_binsr_w",
2348     "llvm.mips.binsri.b" => "__builtin_msa_binsri_b",
2349     "llvm.mips.binsri.d" => "__builtin_msa_binsri_d",
2350     "llvm.mips.binsri.h" => "__builtin_msa_binsri_h",
2351     "llvm.mips.binsri.w" => "__builtin_msa_binsri_w",
2352     "llvm.mips.bitrev" => "__builtin_mips_bitrev",
2353     "llvm.mips.bmnz.v" => "__builtin_msa_bmnz_v",
2354     "llvm.mips.bmnzi.b" => "__builtin_msa_bmnzi_b",
2355     "llvm.mips.bmz.v" => "__builtin_msa_bmz_v",
2356     "llvm.mips.bmzi.b" => "__builtin_msa_bmzi_b",
2357     "llvm.mips.bneg.b" => "__builtin_msa_bneg_b",
2358     "llvm.mips.bneg.d" => "__builtin_msa_bneg_d",
2359     "llvm.mips.bneg.h" => "__builtin_msa_bneg_h",
2360     "llvm.mips.bneg.w" => "__builtin_msa_bneg_w",
2361     "llvm.mips.bnegi.b" => "__builtin_msa_bnegi_b",
2362     "llvm.mips.bnegi.d" => "__builtin_msa_bnegi_d",
2363     "llvm.mips.bnegi.h" => "__builtin_msa_bnegi_h",
2364     "llvm.mips.bnegi.w" => "__builtin_msa_bnegi_w",
2365     "llvm.mips.bnz.b" => "__builtin_msa_bnz_b",
2366     "llvm.mips.bnz.d" => "__builtin_msa_bnz_d",
2367     "llvm.mips.bnz.h" => "__builtin_msa_bnz_h",
2368     "llvm.mips.bnz.v" => "__builtin_msa_bnz_v",
2369     "llvm.mips.bnz.w" => "__builtin_msa_bnz_w",
2370     "llvm.mips.bposge32" => "__builtin_mips_bposge32",
2371     "llvm.mips.bsel.v" => "__builtin_msa_bsel_v",
2372     "llvm.mips.bseli.b" => "__builtin_msa_bseli_b",
2373     "llvm.mips.bset.b" => "__builtin_msa_bset_b",
2374     "llvm.mips.bset.d" => "__builtin_msa_bset_d",
2375     "llvm.mips.bset.h" => "__builtin_msa_bset_h",
2376     "llvm.mips.bset.w" => "__builtin_msa_bset_w",
2377     "llvm.mips.bseti.b" => "__builtin_msa_bseti_b",
2378     "llvm.mips.bseti.d" => "__builtin_msa_bseti_d",
2379     "llvm.mips.bseti.h" => "__builtin_msa_bseti_h",
2380     "llvm.mips.bseti.w" => "__builtin_msa_bseti_w",
2381     "llvm.mips.bz.b" => "__builtin_msa_bz_b",
2382     "llvm.mips.bz.d" => "__builtin_msa_bz_d",
2383     "llvm.mips.bz.h" => "__builtin_msa_bz_h",
2384     "llvm.mips.bz.v" => "__builtin_msa_bz_v",
2385     "llvm.mips.bz.w" => "__builtin_msa_bz_w",
2386     "llvm.mips.ceq.b" => "__builtin_msa_ceq_b",
2387     "llvm.mips.ceq.d" => "__builtin_msa_ceq_d",
2388     "llvm.mips.ceq.h" => "__builtin_msa_ceq_h",
2389     "llvm.mips.ceq.w" => "__builtin_msa_ceq_w",
2390     "llvm.mips.ceqi.b" => "__builtin_msa_ceqi_b",
2391     "llvm.mips.ceqi.d" => "__builtin_msa_ceqi_d",
2392     "llvm.mips.ceqi.h" => "__builtin_msa_ceqi_h",
2393     "llvm.mips.ceqi.w" => "__builtin_msa_ceqi_w",
2394     "llvm.mips.cfcmsa" => "__builtin_msa_cfcmsa",
2395     "llvm.mips.cle.s.b" => "__builtin_msa_cle_s_b",
2396     "llvm.mips.cle.s.d" => "__builtin_msa_cle_s_d",
2397     "llvm.mips.cle.s.h" => "__builtin_msa_cle_s_h",
2398     "llvm.mips.cle.s.w" => "__builtin_msa_cle_s_w",
2399     "llvm.mips.cle.u.b" => "__builtin_msa_cle_u_b",
2400     "llvm.mips.cle.u.d" => "__builtin_msa_cle_u_d",
2401     "llvm.mips.cle.u.h" => "__builtin_msa_cle_u_h",
2402     "llvm.mips.cle.u.w" => "__builtin_msa_cle_u_w",
2403     "llvm.mips.clei.s.b" => "__builtin_msa_clei_s_b",
2404     "llvm.mips.clei.s.d" => "__builtin_msa_clei_s_d",
2405     "llvm.mips.clei.s.h" => "__builtin_msa_clei_s_h",
2406     "llvm.mips.clei.s.w" => "__builtin_msa_clei_s_w",
2407     "llvm.mips.clei.u.b" => "__builtin_msa_clei_u_b",
2408     "llvm.mips.clei.u.d" => "__builtin_msa_clei_u_d",
2409     "llvm.mips.clei.u.h" => "__builtin_msa_clei_u_h",
2410     "llvm.mips.clei.u.w" => "__builtin_msa_clei_u_w",
2411     "llvm.mips.clt.s.b" => "__builtin_msa_clt_s_b",
2412     "llvm.mips.clt.s.d" => "__builtin_msa_clt_s_d",
2413     "llvm.mips.clt.s.h" => "__builtin_msa_clt_s_h",
2414     "llvm.mips.clt.s.w" => "__builtin_msa_clt_s_w",
2415     "llvm.mips.clt.u.b" => "__builtin_msa_clt_u_b",
2416     "llvm.mips.clt.u.d" => "__builtin_msa_clt_u_d",
2417     "llvm.mips.clt.u.h" => "__builtin_msa_clt_u_h",
2418     "llvm.mips.clt.u.w" => "__builtin_msa_clt_u_w",
2419     "llvm.mips.clti.s.b" => "__builtin_msa_clti_s_b",
2420     "llvm.mips.clti.s.d" => "__builtin_msa_clti_s_d",
2421     "llvm.mips.clti.s.h" => "__builtin_msa_clti_s_h",
2422     "llvm.mips.clti.s.w" => "__builtin_msa_clti_s_w",
2423     "llvm.mips.clti.u.b" => "__builtin_msa_clti_u_b",
2424     "llvm.mips.clti.u.d" => "__builtin_msa_clti_u_d",
2425     "llvm.mips.clti.u.h" => "__builtin_msa_clti_u_h",
2426     "llvm.mips.clti.u.w" => "__builtin_msa_clti_u_w",
2427     "llvm.mips.cmp.eq.ph" => "__builtin_mips_cmp_eq_ph",
2428     "llvm.mips.cmp.le.ph" => "__builtin_mips_cmp_le_ph",
2429     "llvm.mips.cmp.lt.ph" => "__builtin_mips_cmp_lt_ph",
2430     "llvm.mips.cmpgdu.eq.qb" => "__builtin_mips_cmpgdu_eq_qb",
2431     "llvm.mips.cmpgdu.le.qb" => "__builtin_mips_cmpgdu_le_qb",
2432     "llvm.mips.cmpgdu.lt.qb" => "__builtin_mips_cmpgdu_lt_qb",
2433     "llvm.mips.cmpgu.eq.qb" => "__builtin_mips_cmpgu_eq_qb",
2434     "llvm.mips.cmpgu.le.qb" => "__builtin_mips_cmpgu_le_qb",
2435     "llvm.mips.cmpgu.lt.qb" => "__builtin_mips_cmpgu_lt_qb",
2436     "llvm.mips.cmpu.eq.qb" => "__builtin_mips_cmpu_eq_qb",
2437     "llvm.mips.cmpu.le.qb" => "__builtin_mips_cmpu_le_qb",
2438     "llvm.mips.cmpu.lt.qb" => "__builtin_mips_cmpu_lt_qb",
2439     "llvm.mips.copy.s.b" => "__builtin_msa_copy_s_b",
2440     "llvm.mips.copy.s.d" => "__builtin_msa_copy_s_d",
2441     "llvm.mips.copy.s.h" => "__builtin_msa_copy_s_h",
2442     "llvm.mips.copy.s.w" => "__builtin_msa_copy_s_w",
2443     "llvm.mips.copy.u.b" => "__builtin_msa_copy_u_b",
2444     "llvm.mips.copy.u.d" => "__builtin_msa_copy_u_d",
2445     "llvm.mips.copy.u.h" => "__builtin_msa_copy_u_h",
2446     "llvm.mips.copy.u.w" => "__builtin_msa_copy_u_w",
2447     "llvm.mips.ctcmsa" => "__builtin_msa_ctcmsa",
2448     "llvm.mips.div.s.b" => "__builtin_msa_div_s_b",
2449     "llvm.mips.div.s.d" => "__builtin_msa_div_s_d",
2450     "llvm.mips.div.s.h" => "__builtin_msa_div_s_h",
2451     "llvm.mips.div.s.w" => "__builtin_msa_div_s_w",
2452     "llvm.mips.div.u.b" => "__builtin_msa_div_u_b",
2453     "llvm.mips.div.u.d" => "__builtin_msa_div_u_d",
2454     "llvm.mips.div.u.h" => "__builtin_msa_div_u_h",
2455     "llvm.mips.div.u.w" => "__builtin_msa_div_u_w",
2456     "llvm.mips.dlsa" => "__builtin_mips_dlsa",
2457     "llvm.mips.dotp.s.d" => "__builtin_msa_dotp_s_d",
2458     "llvm.mips.dotp.s.h" => "__builtin_msa_dotp_s_h",
2459     "llvm.mips.dotp.s.w" => "__builtin_msa_dotp_s_w",
2460     "llvm.mips.dotp.u.d" => "__builtin_msa_dotp_u_d",
2461     "llvm.mips.dotp.u.h" => "__builtin_msa_dotp_u_h",
2462     "llvm.mips.dotp.u.w" => "__builtin_msa_dotp_u_w",
2463     "llvm.mips.dpa.w.ph" => "__builtin_mips_dpa_w_ph",
2464     "llvm.mips.dpadd.s.d" => "__builtin_msa_dpadd_s_d",
2465     "llvm.mips.dpadd.s.h" => "__builtin_msa_dpadd_s_h",
2466     "llvm.mips.dpadd.s.w" => "__builtin_msa_dpadd_s_w",
2467     "llvm.mips.dpadd.u.d" => "__builtin_msa_dpadd_u_d",
2468     "llvm.mips.dpadd.u.h" => "__builtin_msa_dpadd_u_h",
2469     "llvm.mips.dpadd.u.w" => "__builtin_msa_dpadd_u_w",
2470     "llvm.mips.dpaq.s.w.ph" => "__builtin_mips_dpaq_s_w_ph",
2471     "llvm.mips.dpaq.sa.l.w" => "__builtin_mips_dpaq_sa_l_w",
2472     "llvm.mips.dpaqx.s.w.ph" => "__builtin_mips_dpaqx_s_w_ph",
2473     "llvm.mips.dpaqx.sa.w.ph" => "__builtin_mips_dpaqx_sa_w_ph",
2474     "llvm.mips.dpau.h.qbl" => "__builtin_mips_dpau_h_qbl",
2475     "llvm.mips.dpau.h.qbr" => "__builtin_mips_dpau_h_qbr",
2476     "llvm.mips.dpax.w.ph" => "__builtin_mips_dpax_w_ph",
2477     "llvm.mips.dps.w.ph" => "__builtin_mips_dps_w_ph",
2478     "llvm.mips.dpsq.s.w.ph" => "__builtin_mips_dpsq_s_w_ph",
2479     "llvm.mips.dpsq.sa.l.w" => "__builtin_mips_dpsq_sa_l_w",
2480     "llvm.mips.dpsqx.s.w.ph" => "__builtin_mips_dpsqx_s_w_ph",
2481     "llvm.mips.dpsqx.sa.w.ph" => "__builtin_mips_dpsqx_sa_w_ph",
2482     "llvm.mips.dpsu.h.qbl" => "__builtin_mips_dpsu_h_qbl",
2483     "llvm.mips.dpsu.h.qbr" => "__builtin_mips_dpsu_h_qbr",
2484     "llvm.mips.dpsub.s.d" => "__builtin_msa_dpsub_s_d",
2485     "llvm.mips.dpsub.s.h" => "__builtin_msa_dpsub_s_h",
2486     "llvm.mips.dpsub.s.w" => "__builtin_msa_dpsub_s_w",
2487     "llvm.mips.dpsub.u.d" => "__builtin_msa_dpsub_u_d",
2488     "llvm.mips.dpsub.u.h" => "__builtin_msa_dpsub_u_h",
2489     "llvm.mips.dpsub.u.w" => "__builtin_msa_dpsub_u_w",
2490     "llvm.mips.dpsx.w.ph" => "__builtin_mips_dpsx_w_ph",
2491     "llvm.mips.extp" => "__builtin_mips_extp",
2492     "llvm.mips.extpdp" => "__builtin_mips_extpdp",
2493     "llvm.mips.extr.r.w" => "__builtin_mips_extr_r_w",
2494     "llvm.mips.extr.rs.w" => "__builtin_mips_extr_rs_w",
2495     "llvm.mips.extr.s.h" => "__builtin_mips_extr_s_h",
2496     "llvm.mips.extr.w" => "__builtin_mips_extr_w",
2497     "llvm.mips.fadd.d" => "__builtin_msa_fadd_d",
2498     "llvm.mips.fadd.w" => "__builtin_msa_fadd_w",
2499     "llvm.mips.fcaf.d" => "__builtin_msa_fcaf_d",
2500     "llvm.mips.fcaf.w" => "__builtin_msa_fcaf_w",
2501     "llvm.mips.fceq.d" => "__builtin_msa_fceq_d",
2502     "llvm.mips.fceq.w" => "__builtin_msa_fceq_w",
2503     "llvm.mips.fclass.d" => "__builtin_msa_fclass_d",
2504     "llvm.mips.fclass.w" => "__builtin_msa_fclass_w",
2505     "llvm.mips.fcle.d" => "__builtin_msa_fcle_d",
2506     "llvm.mips.fcle.w" => "__builtin_msa_fcle_w",
2507     "llvm.mips.fclt.d" => "__builtin_msa_fclt_d",
2508     "llvm.mips.fclt.w" => "__builtin_msa_fclt_w",
2509     "llvm.mips.fcne.d" => "__builtin_msa_fcne_d",
2510     "llvm.mips.fcne.w" => "__builtin_msa_fcne_w",
2511     "llvm.mips.fcor.d" => "__builtin_msa_fcor_d",
2512     "llvm.mips.fcor.w" => "__builtin_msa_fcor_w",
2513     "llvm.mips.fcueq.d" => "__builtin_msa_fcueq_d",
2514     "llvm.mips.fcueq.w" => "__builtin_msa_fcueq_w",
2515     "llvm.mips.fcule.d" => "__builtin_msa_fcule_d",
2516     "llvm.mips.fcule.w" => "__builtin_msa_fcule_w",
2517     "llvm.mips.fcult.d" => "__builtin_msa_fcult_d",
2518     "llvm.mips.fcult.w" => "__builtin_msa_fcult_w",
2519     "llvm.mips.fcun.d" => "__builtin_msa_fcun_d",
2520     "llvm.mips.fcun.w" => "__builtin_msa_fcun_w",
2521     "llvm.mips.fcune.d" => "__builtin_msa_fcune_d",
2522     "llvm.mips.fcune.w" => "__builtin_msa_fcune_w",
2523     "llvm.mips.fdiv.d" => "__builtin_msa_fdiv_d",
2524     "llvm.mips.fdiv.w" => "__builtin_msa_fdiv_w",
2525     "llvm.mips.fexdo.h" => "__builtin_msa_fexdo_h",
2526     "llvm.mips.fexdo.w" => "__builtin_msa_fexdo_w",
2527     "llvm.mips.fexp2.d" => "__builtin_msa_fexp2_d",
2528     "llvm.mips.fexp2.w" => "__builtin_msa_fexp2_w",
2529     "llvm.mips.fexupl.d" => "__builtin_msa_fexupl_d",
2530     "llvm.mips.fexupl.w" => "__builtin_msa_fexupl_w",
2531     "llvm.mips.fexupr.d" => "__builtin_msa_fexupr_d",
2532     "llvm.mips.fexupr.w" => "__builtin_msa_fexupr_w",
2533     "llvm.mips.ffint.s.d" => "__builtin_msa_ffint_s_d",
2534     "llvm.mips.ffint.s.w" => "__builtin_msa_ffint_s_w",
2535     "llvm.mips.ffint.u.d" => "__builtin_msa_ffint_u_d",
2536     "llvm.mips.ffint.u.w" => "__builtin_msa_ffint_u_w",
2537     "llvm.mips.ffql.d" => "__builtin_msa_ffql_d",
2538     "llvm.mips.ffql.w" => "__builtin_msa_ffql_w",
2539     "llvm.mips.ffqr.d" => "__builtin_msa_ffqr_d",
2540     "llvm.mips.ffqr.w" => "__builtin_msa_ffqr_w",
2541     "llvm.mips.fill.b" => "__builtin_msa_fill_b",
2542     "llvm.mips.fill.d" => "__builtin_msa_fill_d",
2543     "llvm.mips.fill.h" => "__builtin_msa_fill_h",
2544     "llvm.mips.fill.w" => "__builtin_msa_fill_w",
2545     "llvm.mips.flog2.d" => "__builtin_msa_flog2_d",
2546     "llvm.mips.flog2.w" => "__builtin_msa_flog2_w",
2547     "llvm.mips.fmadd.d" => "__builtin_msa_fmadd_d",
2548     "llvm.mips.fmadd.w" => "__builtin_msa_fmadd_w",
2549     "llvm.mips.fmax.a.d" => "__builtin_msa_fmax_a_d",
2550     "llvm.mips.fmax.a.w" => "__builtin_msa_fmax_a_w",
2551     "llvm.mips.fmax.d" => "__builtin_msa_fmax_d",
2552     "llvm.mips.fmax.w" => "__builtin_msa_fmax_w",
2553     "llvm.mips.fmin.a.d" => "__builtin_msa_fmin_a_d",
2554     "llvm.mips.fmin.a.w" => "__builtin_msa_fmin_a_w",
2555     "llvm.mips.fmin.d" => "__builtin_msa_fmin_d",
2556     "llvm.mips.fmin.w" => "__builtin_msa_fmin_w",
2557     "llvm.mips.fmsub.d" => "__builtin_msa_fmsub_d",
2558     "llvm.mips.fmsub.w" => "__builtin_msa_fmsub_w",
2559     "llvm.mips.fmul.d" => "__builtin_msa_fmul_d",
2560     "llvm.mips.fmul.w" => "__builtin_msa_fmul_w",
2561     "llvm.mips.frcp.d" => "__builtin_msa_frcp_d",
2562     "llvm.mips.frcp.w" => "__builtin_msa_frcp_w",
2563     "llvm.mips.frint.d" => "__builtin_msa_frint_d",
2564     "llvm.mips.frint.w" => "__builtin_msa_frint_w",
2565     "llvm.mips.frsqrt.d" => "__builtin_msa_frsqrt_d",
2566     "llvm.mips.frsqrt.w" => "__builtin_msa_frsqrt_w",
2567     "llvm.mips.fsaf.d" => "__builtin_msa_fsaf_d",
2568     "llvm.mips.fsaf.w" => "__builtin_msa_fsaf_w",
2569     "llvm.mips.fseq.d" => "__builtin_msa_fseq_d",
2570     "llvm.mips.fseq.w" => "__builtin_msa_fseq_w",
2571     "llvm.mips.fsle.d" => "__builtin_msa_fsle_d",
2572     "llvm.mips.fsle.w" => "__builtin_msa_fsle_w",
2573     "llvm.mips.fslt.d" => "__builtin_msa_fslt_d",
2574     "llvm.mips.fslt.w" => "__builtin_msa_fslt_w",
2575     "llvm.mips.fsne.d" => "__builtin_msa_fsne_d",
2576     "llvm.mips.fsne.w" => "__builtin_msa_fsne_w",
2577     "llvm.mips.fsor.d" => "__builtin_msa_fsor_d",
2578     "llvm.mips.fsor.w" => "__builtin_msa_fsor_w",
2579     "llvm.mips.fsqrt.d" => "__builtin_msa_fsqrt_d",
2580     "llvm.mips.fsqrt.w" => "__builtin_msa_fsqrt_w",
2581     "llvm.mips.fsub.d" => "__builtin_msa_fsub_d",
2582     "llvm.mips.fsub.w" => "__builtin_msa_fsub_w",
2583     "llvm.mips.fsueq.d" => "__builtin_msa_fsueq_d",
2584     "llvm.mips.fsueq.w" => "__builtin_msa_fsueq_w",
2585     "llvm.mips.fsule.d" => "__builtin_msa_fsule_d",
2586     "llvm.mips.fsule.w" => "__builtin_msa_fsule_w",
2587     "llvm.mips.fsult.d" => "__builtin_msa_fsult_d",
2588     "llvm.mips.fsult.w" => "__builtin_msa_fsult_w",
2589     "llvm.mips.fsun.d" => "__builtin_msa_fsun_d",
2590     "llvm.mips.fsun.w" => "__builtin_msa_fsun_w",
2591     "llvm.mips.fsune.d" => "__builtin_msa_fsune_d",
2592     "llvm.mips.fsune.w" => "__builtin_msa_fsune_w",
2593     "llvm.mips.ftint.s.d" => "__builtin_msa_ftint_s_d",
2594     "llvm.mips.ftint.s.w" => "__builtin_msa_ftint_s_w",
2595     "llvm.mips.ftint.u.d" => "__builtin_msa_ftint_u_d",
2596     "llvm.mips.ftint.u.w" => "__builtin_msa_ftint_u_w",
2597     "llvm.mips.ftq.h" => "__builtin_msa_ftq_h",
2598     "llvm.mips.ftq.w" => "__builtin_msa_ftq_w",
2599     "llvm.mips.ftrunc.s.d" => "__builtin_msa_ftrunc_s_d",
2600     "llvm.mips.ftrunc.s.w" => "__builtin_msa_ftrunc_s_w",
2601     "llvm.mips.ftrunc.u.d" => "__builtin_msa_ftrunc_u_d",
2602     "llvm.mips.ftrunc.u.w" => "__builtin_msa_ftrunc_u_w",
2603     "llvm.mips.hadd.s.d" => "__builtin_msa_hadd_s_d",
2604     "llvm.mips.hadd.s.h" => "__builtin_msa_hadd_s_h",
2605     "llvm.mips.hadd.s.w" => "__builtin_msa_hadd_s_w",
2606     "llvm.mips.hadd.u.d" => "__builtin_msa_hadd_u_d",
2607     "llvm.mips.hadd.u.h" => "__builtin_msa_hadd_u_h",
2608     "llvm.mips.hadd.u.w" => "__builtin_msa_hadd_u_w",
2609     "llvm.mips.hsub.s.d" => "__builtin_msa_hsub_s_d",
2610     "llvm.mips.hsub.s.h" => "__builtin_msa_hsub_s_h",
2611     "llvm.mips.hsub.s.w" => "__builtin_msa_hsub_s_w",
2612     "llvm.mips.hsub.u.d" => "__builtin_msa_hsub_u_d",
2613     "llvm.mips.hsub.u.h" => "__builtin_msa_hsub_u_h",
2614     "llvm.mips.hsub.u.w" => "__builtin_msa_hsub_u_w",
2615     "llvm.mips.ilvev.b" => "__builtin_msa_ilvev_b",
2616     "llvm.mips.ilvev.d" => "__builtin_msa_ilvev_d",
2617     "llvm.mips.ilvev.h" => "__builtin_msa_ilvev_h",
2618     "llvm.mips.ilvev.w" => "__builtin_msa_ilvev_w",
2619     "llvm.mips.ilvl.b" => "__builtin_msa_ilvl_b",
2620     "llvm.mips.ilvl.d" => "__builtin_msa_ilvl_d",
2621     "llvm.mips.ilvl.h" => "__builtin_msa_ilvl_h",
2622     "llvm.mips.ilvl.w" => "__builtin_msa_ilvl_w",
2623     "llvm.mips.ilvod.b" => "__builtin_msa_ilvod_b",
2624     "llvm.mips.ilvod.d" => "__builtin_msa_ilvod_d",
2625     "llvm.mips.ilvod.h" => "__builtin_msa_ilvod_h",
2626     "llvm.mips.ilvod.w" => "__builtin_msa_ilvod_w",
2627     "llvm.mips.ilvr.b" => "__builtin_msa_ilvr_b",
2628     "llvm.mips.ilvr.d" => "__builtin_msa_ilvr_d",
2629     "llvm.mips.ilvr.h" => "__builtin_msa_ilvr_h",
2630     "llvm.mips.ilvr.w" => "__builtin_msa_ilvr_w",
2631     "llvm.mips.insert.b" => "__builtin_msa_insert_b",
2632     "llvm.mips.insert.d" => "__builtin_msa_insert_d",
2633     "llvm.mips.insert.h" => "__builtin_msa_insert_h",
2634     "llvm.mips.insert.w" => "__builtin_msa_insert_w",
2635     "llvm.mips.insv" => "__builtin_mips_insv",
2636     "llvm.mips.insve.b" => "__builtin_msa_insve_b",
2637     "llvm.mips.insve.d" => "__builtin_msa_insve_d",
2638     "llvm.mips.insve.h" => "__builtin_msa_insve_h",
2639     "llvm.mips.insve.w" => "__builtin_msa_insve_w",
2640     "llvm.mips.lbux" => "__builtin_mips_lbux",
2641     "llvm.mips.ld.b" => "__builtin_msa_ld_b",
2642     "llvm.mips.ld.d" => "__builtin_msa_ld_d",
2643     "llvm.mips.ld.h" => "__builtin_msa_ld_h",
2644     "llvm.mips.ld.w" => "__builtin_msa_ld_w",
2645     "llvm.mips.ldi.b" => "__builtin_msa_ldi_b",
2646     "llvm.mips.ldi.d" => "__builtin_msa_ldi_d",
2647     "llvm.mips.ldi.h" => "__builtin_msa_ldi_h",
2648     "llvm.mips.ldi.w" => "__builtin_msa_ldi_w",
2649     "llvm.mips.ldr.d" => "__builtin_msa_ldr_d",
2650     "llvm.mips.ldr.w" => "__builtin_msa_ldr_w",
2651     "llvm.mips.lhx" => "__builtin_mips_lhx",
2652     "llvm.mips.lsa" => "__builtin_mips_lsa",
2653     "llvm.mips.lwx" => "__builtin_mips_lwx",
2654     "llvm.mips.madd" => "__builtin_mips_madd",
2655     "llvm.mips.madd.q.h" => "__builtin_msa_madd_q_h",
2656     "llvm.mips.madd.q.w" => "__builtin_msa_madd_q_w",
2657     "llvm.mips.maddr.q.h" => "__builtin_msa_maddr_q_h",
2658     "llvm.mips.maddr.q.w" => "__builtin_msa_maddr_q_w",
2659     "llvm.mips.maddu" => "__builtin_mips_maddu",
2660     "llvm.mips.maddv.b" => "__builtin_msa_maddv_b",
2661     "llvm.mips.maddv.d" => "__builtin_msa_maddv_d",
2662     "llvm.mips.maddv.h" => "__builtin_msa_maddv_h",
2663     "llvm.mips.maddv.w" => "__builtin_msa_maddv_w",
2664     "llvm.mips.maq.s.w.phl" => "__builtin_mips_maq_s_w_phl",
2665     "llvm.mips.maq.s.w.phr" => "__builtin_mips_maq_s_w_phr",
2666     "llvm.mips.maq.sa.w.phl" => "__builtin_mips_maq_sa_w_phl",
2667     "llvm.mips.maq.sa.w.phr" => "__builtin_mips_maq_sa_w_phr",
2668     "llvm.mips.max.a.b" => "__builtin_msa_max_a_b",
2669     "llvm.mips.max.a.d" => "__builtin_msa_max_a_d",
2670     "llvm.mips.max.a.h" => "__builtin_msa_max_a_h",
2671     "llvm.mips.max.a.w" => "__builtin_msa_max_a_w",
2672     "llvm.mips.max.s.b" => "__builtin_msa_max_s_b",
2673     "llvm.mips.max.s.d" => "__builtin_msa_max_s_d",
2674     "llvm.mips.max.s.h" => "__builtin_msa_max_s_h",
2675     "llvm.mips.max.s.w" => "__builtin_msa_max_s_w",
2676     "llvm.mips.max.u.b" => "__builtin_msa_max_u_b",
2677     "llvm.mips.max.u.d" => "__builtin_msa_max_u_d",
2678     "llvm.mips.max.u.h" => "__builtin_msa_max_u_h",
2679     "llvm.mips.max.u.w" => "__builtin_msa_max_u_w",
2680     "llvm.mips.maxi.s.b" => "__builtin_msa_maxi_s_b",
2681     "llvm.mips.maxi.s.d" => "__builtin_msa_maxi_s_d",
2682     "llvm.mips.maxi.s.h" => "__builtin_msa_maxi_s_h",
2683     "llvm.mips.maxi.s.w" => "__builtin_msa_maxi_s_w",
2684     "llvm.mips.maxi.u.b" => "__builtin_msa_maxi_u_b",
2685     "llvm.mips.maxi.u.d" => "__builtin_msa_maxi_u_d",
2686     "llvm.mips.maxi.u.h" => "__builtin_msa_maxi_u_h",
2687     "llvm.mips.maxi.u.w" => "__builtin_msa_maxi_u_w",
2688     "llvm.mips.min.a.b" => "__builtin_msa_min_a_b",
2689     "llvm.mips.min.a.d" => "__builtin_msa_min_a_d",
2690     "llvm.mips.min.a.h" => "__builtin_msa_min_a_h",
2691     "llvm.mips.min.a.w" => "__builtin_msa_min_a_w",
2692     "llvm.mips.min.s.b" => "__builtin_msa_min_s_b",
2693     "llvm.mips.min.s.d" => "__builtin_msa_min_s_d",
2694     "llvm.mips.min.s.h" => "__builtin_msa_min_s_h",
2695     "llvm.mips.min.s.w" => "__builtin_msa_min_s_w",
2696     "llvm.mips.min.u.b" => "__builtin_msa_min_u_b",
2697     "llvm.mips.min.u.d" => "__builtin_msa_min_u_d",
2698     "llvm.mips.min.u.h" => "__builtin_msa_min_u_h",
2699     "llvm.mips.min.u.w" => "__builtin_msa_min_u_w",
2700     "llvm.mips.mini.s.b" => "__builtin_msa_mini_s_b",
2701     "llvm.mips.mini.s.d" => "__builtin_msa_mini_s_d",
2702     "llvm.mips.mini.s.h" => "__builtin_msa_mini_s_h",
2703     "llvm.mips.mini.s.w" => "__builtin_msa_mini_s_w",
2704     "llvm.mips.mini.u.b" => "__builtin_msa_mini_u_b",
2705     "llvm.mips.mini.u.d" => "__builtin_msa_mini_u_d",
2706     "llvm.mips.mini.u.h" => "__builtin_msa_mini_u_h",
2707     "llvm.mips.mini.u.w" => "__builtin_msa_mini_u_w",
2708     "llvm.mips.mod.s.b" => "__builtin_msa_mod_s_b",
2709     "llvm.mips.mod.s.d" => "__builtin_msa_mod_s_d",
2710     "llvm.mips.mod.s.h" => "__builtin_msa_mod_s_h",
2711     "llvm.mips.mod.s.w" => "__builtin_msa_mod_s_w",
2712     "llvm.mips.mod.u.b" => "__builtin_msa_mod_u_b",
2713     "llvm.mips.mod.u.d" => "__builtin_msa_mod_u_d",
2714     "llvm.mips.mod.u.h" => "__builtin_msa_mod_u_h",
2715     "llvm.mips.mod.u.w" => "__builtin_msa_mod_u_w",
2716     "llvm.mips.modsub" => "__builtin_mips_modsub",
2717     "llvm.mips.move.v" => "__builtin_msa_move_v",
2718     "llvm.mips.msub" => "__builtin_mips_msub",
2719     "llvm.mips.msub.q.h" => "__builtin_msa_msub_q_h",
2720     "llvm.mips.msub.q.w" => "__builtin_msa_msub_q_w",
2721     "llvm.mips.msubr.q.h" => "__builtin_msa_msubr_q_h",
2722     "llvm.mips.msubr.q.w" => "__builtin_msa_msubr_q_w",
2723     "llvm.mips.msubu" => "__builtin_mips_msubu",
2724     "llvm.mips.msubv.b" => "__builtin_msa_msubv_b",
2725     "llvm.mips.msubv.d" => "__builtin_msa_msubv_d",
2726     "llvm.mips.msubv.h" => "__builtin_msa_msubv_h",
2727     "llvm.mips.msubv.w" => "__builtin_msa_msubv_w",
2728     "llvm.mips.mthlip" => "__builtin_mips_mthlip",
2729     "llvm.mips.mul.ph" => "__builtin_mips_mul_ph",
2730     "llvm.mips.mul.q.h" => "__builtin_msa_mul_q_h",
2731     "llvm.mips.mul.q.w" => "__builtin_msa_mul_q_w",
2732     "llvm.mips.mul.s.ph" => "__builtin_mips_mul_s_ph",
2733     "llvm.mips.muleq.s.w.phl" => "__builtin_mips_muleq_s_w_phl",
2734     "llvm.mips.muleq.s.w.phr" => "__builtin_mips_muleq_s_w_phr",
2735     "llvm.mips.muleu.s.ph.qbl" => "__builtin_mips_muleu_s_ph_qbl",
2736     "llvm.mips.muleu.s.ph.qbr" => "__builtin_mips_muleu_s_ph_qbr",
2737     "llvm.mips.mulq.rs.ph" => "__builtin_mips_mulq_rs_ph",
2738     "llvm.mips.mulq.rs.w" => "__builtin_mips_mulq_rs_w",
2739     "llvm.mips.mulq.s.ph" => "__builtin_mips_mulq_s_ph",
2740     "llvm.mips.mulq.s.w" => "__builtin_mips_mulq_s_w",
2741     "llvm.mips.mulr.q.h" => "__builtin_msa_mulr_q_h",
2742     "llvm.mips.mulr.q.w" => "__builtin_msa_mulr_q_w",
2743     "llvm.mips.mulsa.w.ph" => "__builtin_mips_mulsa_w_ph",
2744     "llvm.mips.mulsaq.s.w.ph" => "__builtin_mips_mulsaq_s_w_ph",
2745     "llvm.mips.mult" => "__builtin_mips_mult",
2746     "llvm.mips.multu" => "__builtin_mips_multu",
2747     "llvm.mips.mulv.b" => "__builtin_msa_mulv_b",
2748     "llvm.mips.mulv.d" => "__builtin_msa_mulv_d",
2749     "llvm.mips.mulv.h" => "__builtin_msa_mulv_h",
2750     "llvm.mips.mulv.w" => "__builtin_msa_mulv_w",
2751     "llvm.mips.nloc.b" => "__builtin_msa_nloc_b",
2752     "llvm.mips.nloc.d" => "__builtin_msa_nloc_d",
2753     "llvm.mips.nloc.h" => "__builtin_msa_nloc_h",
2754     "llvm.mips.nloc.w" => "__builtin_msa_nloc_w",
2755     "llvm.mips.nlzc.b" => "__builtin_msa_nlzc_b",
2756     "llvm.mips.nlzc.d" => "__builtin_msa_nlzc_d",
2757     "llvm.mips.nlzc.h" => "__builtin_msa_nlzc_h",
2758     "llvm.mips.nlzc.w" => "__builtin_msa_nlzc_w",
2759     "llvm.mips.nor.v" => "__builtin_msa_nor_v",
2760     "llvm.mips.nori.b" => "__builtin_msa_nori_b",
2761     "llvm.mips.or.v" => "__builtin_msa_or_v",
2762     "llvm.mips.ori.b" => "__builtin_msa_ori_b",
2763     "llvm.mips.packrl.ph" => "__builtin_mips_packrl_ph",
2764     "llvm.mips.pckev.b" => "__builtin_msa_pckev_b",
2765     "llvm.mips.pckev.d" => "__builtin_msa_pckev_d",
2766     "llvm.mips.pckev.h" => "__builtin_msa_pckev_h",
2767     "llvm.mips.pckev.w" => "__builtin_msa_pckev_w",
2768     "llvm.mips.pckod.b" => "__builtin_msa_pckod_b",
2769     "llvm.mips.pckod.d" => "__builtin_msa_pckod_d",
2770     "llvm.mips.pckod.h" => "__builtin_msa_pckod_h",
2771     "llvm.mips.pckod.w" => "__builtin_msa_pckod_w",
2772     "llvm.mips.pcnt.b" => "__builtin_msa_pcnt_b",
2773     "llvm.mips.pcnt.d" => "__builtin_msa_pcnt_d",
2774     "llvm.mips.pcnt.h" => "__builtin_msa_pcnt_h",
2775     "llvm.mips.pcnt.w" => "__builtin_msa_pcnt_w",
2776     "llvm.mips.pick.ph" => "__builtin_mips_pick_ph",
2777     "llvm.mips.pick.qb" => "__builtin_mips_pick_qb",
2778     "llvm.mips.preceq.w.phl" => "__builtin_mips_preceq_w_phl",
2779     "llvm.mips.preceq.w.phr" => "__builtin_mips_preceq_w_phr",
2780     "llvm.mips.precequ.ph.qbl" => "__builtin_mips_precequ_ph_qbl",
2781     "llvm.mips.precequ.ph.qbla" => "__builtin_mips_precequ_ph_qbla",
2782     "llvm.mips.precequ.ph.qbr" => "__builtin_mips_precequ_ph_qbr",
2783     "llvm.mips.precequ.ph.qbra" => "__builtin_mips_precequ_ph_qbra",
2784     "llvm.mips.preceu.ph.qbl" => "__builtin_mips_preceu_ph_qbl",
2785     "llvm.mips.preceu.ph.qbla" => "__builtin_mips_preceu_ph_qbla",
2786     "llvm.mips.preceu.ph.qbr" => "__builtin_mips_preceu_ph_qbr",
2787     "llvm.mips.preceu.ph.qbra" => "__builtin_mips_preceu_ph_qbra",
2788     "llvm.mips.precr.qb.ph" => "__builtin_mips_precr_qb_ph",
2789     "llvm.mips.precr.sra.ph.w" => "__builtin_mips_precr_sra_ph_w",
2790     "llvm.mips.precr.sra.r.ph.w" => "__builtin_mips_precr_sra_r_ph_w",
2791     "llvm.mips.precrq.ph.w" => "__builtin_mips_precrq_ph_w",
2792     "llvm.mips.precrq.qb.ph" => "__builtin_mips_precrq_qb_ph",
2793     "llvm.mips.precrq.rs.ph.w" => "__builtin_mips_precrq_rs_ph_w",
2794     "llvm.mips.precrqu.s.qb.ph" => "__builtin_mips_precrqu_s_qb_ph",
2795     "llvm.mips.prepend" => "__builtin_mips_prepend",
2796     "llvm.mips.raddu.w.qb" => "__builtin_mips_raddu_w_qb",
2797     "llvm.mips.rddsp" => "__builtin_mips_rddsp",
2798     "llvm.mips.repl.ph" => "__builtin_mips_repl_ph",
2799     "llvm.mips.repl.qb" => "__builtin_mips_repl_qb",
2800     "llvm.mips.sat.s.b" => "__builtin_msa_sat_s_b",
2801     "llvm.mips.sat.s.d" => "__builtin_msa_sat_s_d",
2802     "llvm.mips.sat.s.h" => "__builtin_msa_sat_s_h",
2803     "llvm.mips.sat.s.w" => "__builtin_msa_sat_s_w",
2804     "llvm.mips.sat.u.b" => "__builtin_msa_sat_u_b",
2805     "llvm.mips.sat.u.d" => "__builtin_msa_sat_u_d",
2806     "llvm.mips.sat.u.h" => "__builtin_msa_sat_u_h",
2807     "llvm.mips.sat.u.w" => "__builtin_msa_sat_u_w",
2808     "llvm.mips.shf.b" => "__builtin_msa_shf_b",
2809     "llvm.mips.shf.h" => "__builtin_msa_shf_h",
2810     "llvm.mips.shf.w" => "__builtin_msa_shf_w",
2811     "llvm.mips.shilo" => "__builtin_mips_shilo",
2812     "llvm.mips.shll.ph" => "__builtin_mips_shll_ph",
2813     "llvm.mips.shll.qb" => "__builtin_mips_shll_qb",
2814     "llvm.mips.shll.s.ph" => "__builtin_mips_shll_s_ph",
2815     "llvm.mips.shll.s.w" => "__builtin_mips_shll_s_w",
2816     "llvm.mips.shra.ph" => "__builtin_mips_shra_ph",
2817     "llvm.mips.shra.qb" => "__builtin_mips_shra_qb",
2818     "llvm.mips.shra.r.ph" => "__builtin_mips_shra_r_ph",
2819     "llvm.mips.shra.r.qb" => "__builtin_mips_shra_r_qb",
2820     "llvm.mips.shra.r.w" => "__builtin_mips_shra_r_w",
2821     "llvm.mips.shrl.ph" => "__builtin_mips_shrl_ph",
2822     "llvm.mips.shrl.qb" => "__builtin_mips_shrl_qb",
2823     "llvm.mips.sld.b" => "__builtin_msa_sld_b",
2824     "llvm.mips.sld.d" => "__builtin_msa_sld_d",
2825     "llvm.mips.sld.h" => "__builtin_msa_sld_h",
2826     "llvm.mips.sld.w" => "__builtin_msa_sld_w",
2827     "llvm.mips.sldi.b" => "__builtin_msa_sldi_b",
2828     "llvm.mips.sldi.d" => "__builtin_msa_sldi_d",
2829     "llvm.mips.sldi.h" => "__builtin_msa_sldi_h",
2830     "llvm.mips.sldi.w" => "__builtin_msa_sldi_w",
2831     "llvm.mips.sll.b" => "__builtin_msa_sll_b",
2832     "llvm.mips.sll.d" => "__builtin_msa_sll_d",
2833     "llvm.mips.sll.h" => "__builtin_msa_sll_h",
2834     "llvm.mips.sll.w" => "__builtin_msa_sll_w",
2835     "llvm.mips.slli.b" => "__builtin_msa_slli_b",
2836     "llvm.mips.slli.d" => "__builtin_msa_slli_d",
2837     "llvm.mips.slli.h" => "__builtin_msa_slli_h",
2838     "llvm.mips.slli.w" => "__builtin_msa_slli_w",
2839     "llvm.mips.splat.b" => "__builtin_msa_splat_b",
2840     "llvm.mips.splat.d" => "__builtin_msa_splat_d",
2841     "llvm.mips.splat.h" => "__builtin_msa_splat_h",
2842     "llvm.mips.splat.w" => "__builtin_msa_splat_w",
2843     "llvm.mips.splati.b" => "__builtin_msa_splati_b",
2844     "llvm.mips.splati.d" => "__builtin_msa_splati_d",
2845     "llvm.mips.splati.h" => "__builtin_msa_splati_h",
2846     "llvm.mips.splati.w" => "__builtin_msa_splati_w",
2847     "llvm.mips.sra.b" => "__builtin_msa_sra_b",
2848     "llvm.mips.sra.d" => "__builtin_msa_sra_d",
2849     "llvm.mips.sra.h" => "__builtin_msa_sra_h",
2850     "llvm.mips.sra.w" => "__builtin_msa_sra_w",
2851     "llvm.mips.srai.b" => "__builtin_msa_srai_b",
2852     "llvm.mips.srai.d" => "__builtin_msa_srai_d",
2853     "llvm.mips.srai.h" => "__builtin_msa_srai_h",
2854     "llvm.mips.srai.w" => "__builtin_msa_srai_w",
2855     "llvm.mips.srar.b" => "__builtin_msa_srar_b",
2856     "llvm.mips.srar.d" => "__builtin_msa_srar_d",
2857     "llvm.mips.srar.h" => "__builtin_msa_srar_h",
2858     "llvm.mips.srar.w" => "__builtin_msa_srar_w",
2859     "llvm.mips.srari.b" => "__builtin_msa_srari_b",
2860     "llvm.mips.srari.d" => "__builtin_msa_srari_d",
2861     "llvm.mips.srari.h" => "__builtin_msa_srari_h",
2862     "llvm.mips.srari.w" => "__builtin_msa_srari_w",
2863     "llvm.mips.srl.b" => "__builtin_msa_srl_b",
2864     "llvm.mips.srl.d" => "__builtin_msa_srl_d",
2865     "llvm.mips.srl.h" => "__builtin_msa_srl_h",
2866     "llvm.mips.srl.w" => "__builtin_msa_srl_w",
2867     "llvm.mips.srli.b" => "__builtin_msa_srli_b",
2868     "llvm.mips.srli.d" => "__builtin_msa_srli_d",
2869     "llvm.mips.srli.h" => "__builtin_msa_srli_h",
2870     "llvm.mips.srli.w" => "__builtin_msa_srli_w",
2871     "llvm.mips.srlr.b" => "__builtin_msa_srlr_b",
2872     "llvm.mips.srlr.d" => "__builtin_msa_srlr_d",
2873     "llvm.mips.srlr.h" => "__builtin_msa_srlr_h",
2874     "llvm.mips.srlr.w" => "__builtin_msa_srlr_w",
2875     "llvm.mips.srlri.b" => "__builtin_msa_srlri_b",
2876     "llvm.mips.srlri.d" => "__builtin_msa_srlri_d",
2877     "llvm.mips.srlri.h" => "__builtin_msa_srlri_h",
2878     "llvm.mips.srlri.w" => "__builtin_msa_srlri_w",
2879     "llvm.mips.st.b" => "__builtin_msa_st_b",
2880     "llvm.mips.st.d" => "__builtin_msa_st_d",
2881     "llvm.mips.st.h" => "__builtin_msa_st_h",
2882     "llvm.mips.st.w" => "__builtin_msa_st_w",
2883     "llvm.mips.str.d" => "__builtin_msa_str_d",
2884     "llvm.mips.str.w" => "__builtin_msa_str_w",
2885     "llvm.mips.subq.ph" => "__builtin_mips_subq_ph",
2886     "llvm.mips.subq.s.ph" => "__builtin_mips_subq_s_ph",
2887     "llvm.mips.subq.s.w" => "__builtin_mips_subq_s_w",
2888     "llvm.mips.subqh.ph" => "__builtin_mips_subqh_ph",
2889     "llvm.mips.subqh.r.ph" => "__builtin_mips_subqh_r_ph",
2890     "llvm.mips.subqh.r.w" => "__builtin_mips_subqh_r_w",
2891     "llvm.mips.subqh.w" => "__builtin_mips_subqh_w",
2892     "llvm.mips.subs.s.b" => "__builtin_msa_subs_s_b",
2893     "llvm.mips.subs.s.d" => "__builtin_msa_subs_s_d",
2894     "llvm.mips.subs.s.h" => "__builtin_msa_subs_s_h",
2895     "llvm.mips.subs.s.w" => "__builtin_msa_subs_s_w",
2896     "llvm.mips.subs.u.b" => "__builtin_msa_subs_u_b",
2897     "llvm.mips.subs.u.d" => "__builtin_msa_subs_u_d",
2898     "llvm.mips.subs.u.h" => "__builtin_msa_subs_u_h",
2899     "llvm.mips.subs.u.w" => "__builtin_msa_subs_u_w",
2900     "llvm.mips.subsus.u.b" => "__builtin_msa_subsus_u_b",
2901     "llvm.mips.subsus.u.d" => "__builtin_msa_subsus_u_d",
2902     "llvm.mips.subsus.u.h" => "__builtin_msa_subsus_u_h",
2903     "llvm.mips.subsus.u.w" => "__builtin_msa_subsus_u_w",
2904     "llvm.mips.subsuu.s.b" => "__builtin_msa_subsuu_s_b",
2905     "llvm.mips.subsuu.s.d" => "__builtin_msa_subsuu_s_d",
2906     "llvm.mips.subsuu.s.h" => "__builtin_msa_subsuu_s_h",
2907     "llvm.mips.subsuu.s.w" => "__builtin_msa_subsuu_s_w",
2908     "llvm.mips.subu.ph" => "__builtin_mips_subu_ph",
2909     "llvm.mips.subu.qb" => "__builtin_mips_subu_qb",
2910     "llvm.mips.subu.s.ph" => "__builtin_mips_subu_s_ph",
2911     "llvm.mips.subu.s.qb" => "__builtin_mips_subu_s_qb",
2912     "llvm.mips.subuh.qb" => "__builtin_mips_subuh_qb",
2913     "llvm.mips.subuh.r.qb" => "__builtin_mips_subuh_r_qb",
2914     "llvm.mips.subv.b" => "__builtin_msa_subv_b",
2915     "llvm.mips.subv.d" => "__builtin_msa_subv_d",
2916     "llvm.mips.subv.h" => "__builtin_msa_subv_h",
2917     "llvm.mips.subv.w" => "__builtin_msa_subv_w",
2918     "llvm.mips.subvi.b" => "__builtin_msa_subvi_b",
2919     "llvm.mips.subvi.d" => "__builtin_msa_subvi_d",
2920     "llvm.mips.subvi.h" => "__builtin_msa_subvi_h",
2921     "llvm.mips.subvi.w" => "__builtin_msa_subvi_w",
2922     "llvm.mips.vshf.b" => "__builtin_msa_vshf_b",
2923     "llvm.mips.vshf.d" => "__builtin_msa_vshf_d",
2924     "llvm.mips.vshf.h" => "__builtin_msa_vshf_h",
2925     "llvm.mips.vshf.w" => "__builtin_msa_vshf_w",
2926     "llvm.mips.wrdsp" => "__builtin_mips_wrdsp",
2927     "llvm.mips.xor.v" => "__builtin_msa_xor_v",
2928     "llvm.mips.xori.b" => "__builtin_msa_xori_b",
2929     // nvvm
2930     "llvm.nvvm.abs.bf16" => "__nvvm_abs_bf16",
2931     "llvm.nvvm.abs.bf16x2" => "__nvvm_abs_bf16x2",
2932     "llvm.nvvm.abs.i" => "__nvvm_abs_i",
2933     "llvm.nvvm.abs.ll" => "__nvvm_abs_ll",
2934     "llvm.nvvm.add.rm.d" => "__nvvm_add_rm_d",
2935     "llvm.nvvm.add.rm.f" => "__nvvm_add_rm_f",
2936     "llvm.nvvm.add.rm.ftz.f" => "__nvvm_add_rm_ftz_f",
2937     "llvm.nvvm.add.rn.d" => "__nvvm_add_rn_d",
2938     "llvm.nvvm.add.rn.f" => "__nvvm_add_rn_f",
2939     "llvm.nvvm.add.rn.ftz.f" => "__nvvm_add_rn_ftz_f",
2940     "llvm.nvvm.add.rp.d" => "__nvvm_add_rp_d",
2941     "llvm.nvvm.add.rp.f" => "__nvvm_add_rp_f",
2942     "llvm.nvvm.add.rp.ftz.f" => "__nvvm_add_rp_ftz_f",
2943     "llvm.nvvm.add.rz.d" => "__nvvm_add_rz_d",
2944     "llvm.nvvm.add.rz.f" => "__nvvm_add_rz_f",
2945     "llvm.nvvm.add.rz.ftz.f" => "__nvvm_add_rz_ftz_f",
2946     "llvm.nvvm.bar.sync" => "__nvvm_bar_sync",
2947     "llvm.nvvm.bar.warp.sync" => "__nvvm_bar_warp_sync",
2948     "llvm.nvvm.barrier" => "__nvvm_bar",
2949     "llvm.nvvm.barrier.n" => "__nvvm_bar_n",
2950     "llvm.nvvm.barrier.sync" => "__nvvm_barrier_sync",
2951     "llvm.nvvm.barrier.sync.cnt" => "__nvvm_barrier_sync_cnt",
2952     "llvm.nvvm.barrier0" => "__syncthreads",
2953     // [DUPLICATE]: "llvm.nvvm.barrier0" => "__nvvm_bar0",
2954     "llvm.nvvm.barrier0.and" => "__nvvm_bar0_and",
2955     "llvm.nvvm.barrier0.or" => "__nvvm_bar0_or",
2956     "llvm.nvvm.barrier0.popc" => "__nvvm_bar0_popc",
2957     "llvm.nvvm.bitcast.d2ll" => "__nvvm_bitcast_d2ll",
2958     "llvm.nvvm.bitcast.f2i" => "__nvvm_bitcast_f2i",
2959     "llvm.nvvm.bitcast.i2f" => "__nvvm_bitcast_i2f",
2960     "llvm.nvvm.bitcast.ll2d" => "__nvvm_bitcast_ll2d",
2961     "llvm.nvvm.brev32" => "__nvvm_brev32",
2962     "llvm.nvvm.brev64" => "__nvvm_brev64",
2963     "llvm.nvvm.ceil.d" => "__nvvm_ceil_d",
2964     "llvm.nvvm.ceil.f" => "__nvvm_ceil_f",
2965     "llvm.nvvm.ceil.ftz.f" => "__nvvm_ceil_ftz_f",
2966     "llvm.nvvm.clz.i" => "__nvvm_clz_i",
2967     "llvm.nvvm.clz.ll" => "__nvvm_clz_ll",
2968     "llvm.nvvm.cos.approx.f" => "__nvvm_cos_approx_f",
2969     "llvm.nvvm.cos.approx.ftz.f" => "__nvvm_cos_approx_ftz_f",
2970     "llvm.nvvm.cp.async.commit.group" => "__nvvm_cp_async_commit_group",
2971     "llvm.nvvm.cp.async.mbarrier.arrive" => "__nvvm_cp_async_mbarrier_arrive",
2972     "llvm.nvvm.cp.async.mbarrier.arrive.noinc" => "__nvvm_cp_async_mbarrier_arrive_noinc",
2973     "llvm.nvvm.cp.async.mbarrier.arrive.noinc.shared" => "__nvvm_cp_async_mbarrier_arrive_noinc_shared",
2974     "llvm.nvvm.cp.async.mbarrier.arrive.shared" => "__nvvm_cp_async_mbarrier_arrive_shared",
2975     "llvm.nvvm.cp.async.wait.all" => "__nvvm_cp_async_wait_all",
2976     "llvm.nvvm.cp.async.wait.group" => "__nvvm_cp_async_wait_group",
2977     "llvm.nvvm.d2f.rm" => "__nvvm_d2f_rm",
2978     "llvm.nvvm.d2f.rm.ftz" => "__nvvm_d2f_rm_ftz",
2979     "llvm.nvvm.d2f.rn" => "__nvvm_d2f_rn",
2980     "llvm.nvvm.d2f.rn.ftz" => "__nvvm_d2f_rn_ftz",
2981     "llvm.nvvm.d2f.rp" => "__nvvm_d2f_rp",
2982     "llvm.nvvm.d2f.rp.ftz" => "__nvvm_d2f_rp_ftz",
2983     "llvm.nvvm.d2f.rz" => "__nvvm_d2f_rz",
2984     "llvm.nvvm.d2f.rz.ftz" => "__nvvm_d2f_rz_ftz",
2985     "llvm.nvvm.d2i.hi" => "__nvvm_d2i_hi",
2986     "llvm.nvvm.d2i.lo" => "__nvvm_d2i_lo",
2987     "llvm.nvvm.d2i.rm" => "__nvvm_d2i_rm",
2988     "llvm.nvvm.d2i.rn" => "__nvvm_d2i_rn",
2989     "llvm.nvvm.d2i.rp" => "__nvvm_d2i_rp",
2990     "llvm.nvvm.d2i.rz" => "__nvvm_d2i_rz",
2991     "llvm.nvvm.d2ll.rm" => "__nvvm_d2ll_rm",
2992     "llvm.nvvm.d2ll.rn" => "__nvvm_d2ll_rn",
2993     "llvm.nvvm.d2ll.rp" => "__nvvm_d2ll_rp",
2994     "llvm.nvvm.d2ll.rz" => "__nvvm_d2ll_rz",
2995     "llvm.nvvm.d2ui.rm" => "__nvvm_d2ui_rm",
2996     "llvm.nvvm.d2ui.rn" => "__nvvm_d2ui_rn",
2997     "llvm.nvvm.d2ui.rp" => "__nvvm_d2ui_rp",
2998     "llvm.nvvm.d2ui.rz" => "__nvvm_d2ui_rz",
2999     "llvm.nvvm.d2ull.rm" => "__nvvm_d2ull_rm",
3000     "llvm.nvvm.d2ull.rn" => "__nvvm_d2ull_rn",
3001     "llvm.nvvm.d2ull.rp" => "__nvvm_d2ull_rp",
3002     "llvm.nvvm.d2ull.rz" => "__nvvm_d2ull_rz",
3003     "llvm.nvvm.div.approx.f" => "__nvvm_div_approx_f",
3004     "llvm.nvvm.div.approx.ftz.f" => "__nvvm_div_approx_ftz_f",
3005     "llvm.nvvm.div.rm.d" => "__nvvm_div_rm_d",
3006     "llvm.nvvm.div.rm.f" => "__nvvm_div_rm_f",
3007     "llvm.nvvm.div.rm.ftz.f" => "__nvvm_div_rm_ftz_f",
3008     "llvm.nvvm.div.rn.d" => "__nvvm_div_rn_d",
3009     "llvm.nvvm.div.rn.f" => "__nvvm_div_rn_f",
3010     "llvm.nvvm.div.rn.ftz.f" => "__nvvm_div_rn_ftz_f",
3011     "llvm.nvvm.div.rp.d" => "__nvvm_div_rp_d",
3012     "llvm.nvvm.div.rp.f" => "__nvvm_div_rp_f",
3013     "llvm.nvvm.div.rp.ftz.f" => "__nvvm_div_rp_ftz_f",
3014     "llvm.nvvm.div.rz.d" => "__nvvm_div_rz_d",
3015     "llvm.nvvm.div.rz.f" => "__nvvm_div_rz_f",
3016     "llvm.nvvm.div.rz.ftz.f" => "__nvvm_div_rz_ftz_f",
3017     "llvm.nvvm.ex2.approx.d" => "__nvvm_ex2_approx_d",
3018     "llvm.nvvm.ex2.approx.f" => "__nvvm_ex2_approx_f",
3019     "llvm.nvvm.ex2.approx.f16" => "__nvvm_ex2_approx_f16",
3020     "llvm.nvvm.ex2.approx.f16x2" => "__nvvm_ex2_approx_f16x2",
3021     "llvm.nvvm.ex2.approx.ftz.f" => "__nvvm_ex2_approx_ftz_f",
3022     "llvm.nvvm.f2bf16.rn" => "__nvvm_f2bf16_rn",
3023     "llvm.nvvm.f2bf16.rn.relu" => "__nvvm_f2bf16_rn_relu",
3024     "llvm.nvvm.f2bf16.rz" => "__nvvm_f2bf16_rz",
3025     "llvm.nvvm.f2bf16.rz.relu" => "__nvvm_f2bf16_rz_relu",
3026     "llvm.nvvm.f2h.rn" => "__nvvm_f2h_rn",
3027     "llvm.nvvm.f2h.rn.ftz" => "__nvvm_f2h_rn_ftz",
3028     "llvm.nvvm.f2i.rm" => "__nvvm_f2i_rm",
3029     "llvm.nvvm.f2i.rm.ftz" => "__nvvm_f2i_rm_ftz",
3030     "llvm.nvvm.f2i.rn" => "__nvvm_f2i_rn",
3031     "llvm.nvvm.f2i.rn.ftz" => "__nvvm_f2i_rn_ftz",
3032     "llvm.nvvm.f2i.rp" => "__nvvm_f2i_rp",
3033     "llvm.nvvm.f2i.rp.ftz" => "__nvvm_f2i_rp_ftz",
3034     "llvm.nvvm.f2i.rz" => "__nvvm_f2i_rz",
3035     "llvm.nvvm.f2i.rz.ftz" => "__nvvm_f2i_rz_ftz",
3036     "llvm.nvvm.f2ll.rm" => "__nvvm_f2ll_rm",
3037     "llvm.nvvm.f2ll.rm.ftz" => "__nvvm_f2ll_rm_ftz",
3038     "llvm.nvvm.f2ll.rn" => "__nvvm_f2ll_rn",
3039     "llvm.nvvm.f2ll.rn.ftz" => "__nvvm_f2ll_rn_ftz",
3040     "llvm.nvvm.f2ll.rp" => "__nvvm_f2ll_rp",
3041     "llvm.nvvm.f2ll.rp.ftz" => "__nvvm_f2ll_rp_ftz",
3042     "llvm.nvvm.f2ll.rz" => "__nvvm_f2ll_rz",
3043     "llvm.nvvm.f2ll.rz.ftz" => "__nvvm_f2ll_rz_ftz",
3044     "llvm.nvvm.f2tf32.rna" => "__nvvm_f2tf32_rna",
3045     "llvm.nvvm.f2ui.rm" => "__nvvm_f2ui_rm",
3046     "llvm.nvvm.f2ui.rm.ftz" => "__nvvm_f2ui_rm_ftz",
3047     "llvm.nvvm.f2ui.rn" => "__nvvm_f2ui_rn",
3048     "llvm.nvvm.f2ui.rn.ftz" => "__nvvm_f2ui_rn_ftz",
3049     "llvm.nvvm.f2ui.rp" => "__nvvm_f2ui_rp",
3050     "llvm.nvvm.f2ui.rp.ftz" => "__nvvm_f2ui_rp_ftz",
3051     "llvm.nvvm.f2ui.rz" => "__nvvm_f2ui_rz",
3052     "llvm.nvvm.f2ui.rz.ftz" => "__nvvm_f2ui_rz_ftz",
3053     "llvm.nvvm.f2ull.rm" => "__nvvm_f2ull_rm",
3054     "llvm.nvvm.f2ull.rm.ftz" => "__nvvm_f2ull_rm_ftz",
3055     "llvm.nvvm.f2ull.rn" => "__nvvm_f2ull_rn",
3056     "llvm.nvvm.f2ull.rn.ftz" => "__nvvm_f2ull_rn_ftz",
3057     "llvm.nvvm.f2ull.rp" => "__nvvm_f2ull_rp",
3058     "llvm.nvvm.f2ull.rp.ftz" => "__nvvm_f2ull_rp_ftz",
3059     "llvm.nvvm.f2ull.rz" => "__nvvm_f2ull_rz",
3060     "llvm.nvvm.f2ull.rz.ftz" => "__nvvm_f2ull_rz_ftz",
3061     "llvm.nvvm.fabs.d" => "__nvvm_fabs_d",
3062     "llvm.nvvm.fabs.f" => "__nvvm_fabs_f",
3063     "llvm.nvvm.fabs.ftz.f" => "__nvvm_fabs_ftz_f",
3064     "llvm.nvvm.ff2bf16x2.rn" => "__nvvm_ff2bf16x2_rn",
3065     "llvm.nvvm.ff2bf16x2.rn.relu" => "__nvvm_ff2bf16x2_rn_relu",
3066     "llvm.nvvm.ff2bf16x2.rz" => "__nvvm_ff2bf16x2_rz",
3067     "llvm.nvvm.ff2bf16x2.rz.relu" => "__nvvm_ff2bf16x2_rz_relu",
3068     "llvm.nvvm.ff2f16x2.rn" => "__nvvm_ff2f16x2_rn",
3069     "llvm.nvvm.ff2f16x2.rn.relu" => "__nvvm_ff2f16x2_rn_relu",
3070     "llvm.nvvm.ff2f16x2.rz" => "__nvvm_ff2f16x2_rz",
3071     "llvm.nvvm.ff2f16x2.rz.relu" => "__nvvm_ff2f16x2_rz_relu",
3072     "llvm.nvvm.floor.d" => "__nvvm_floor_d",
3073     "llvm.nvvm.floor.f" => "__nvvm_floor_f",
3074     "llvm.nvvm.floor.ftz.f" => "__nvvm_floor_ftz_f",
3075     "llvm.nvvm.fma.rm.d" => "__nvvm_fma_rm_d",
3076     "llvm.nvvm.fma.rm.f" => "__nvvm_fma_rm_f",
3077     "llvm.nvvm.fma.rm.ftz.f" => "__nvvm_fma_rm_ftz_f",
3078     "llvm.nvvm.fma.rn.bf16" => "__nvvm_fma_rn_bf16",
3079     "llvm.nvvm.fma.rn.bf16x2" => "__nvvm_fma_rn_bf16x2",
3080     "llvm.nvvm.fma.rn.d" => "__nvvm_fma_rn_d",
3081     "llvm.nvvm.fma.rn.f" => "__nvvm_fma_rn_f",
3082     "llvm.nvvm.fma.rn.f16" => "__nvvm_fma_rn_f16",
3083     "llvm.nvvm.fma.rn.f16x2" => "__nvvm_fma_rn_f16x2",
3084     "llvm.nvvm.fma.rn.ftz.f" => "__nvvm_fma_rn_ftz_f",
3085     "llvm.nvvm.fma.rn.relu.bf16" => "__nvvm_fma_rn_relu_bf16",
3086     "llvm.nvvm.fma.rn.relu.bf16x2" => "__nvvm_fma_rn_relu_bf16x2",
3087     "llvm.nvvm.fma.rp.d" => "__nvvm_fma_rp_d",
3088     "llvm.nvvm.fma.rp.f" => "__nvvm_fma_rp_f",
3089     "llvm.nvvm.fma.rp.ftz.f" => "__nvvm_fma_rp_ftz_f",
3090     "llvm.nvvm.fma.rz.d" => "__nvvm_fma_rz_d",
3091     "llvm.nvvm.fma.rz.f" => "__nvvm_fma_rz_f",
3092     "llvm.nvvm.fma.rz.ftz.f" => "__nvvm_fma_rz_ftz_f",
3093     "llvm.nvvm.fmax.bf16" => "__nvvm_fmax_bf16",
3094     "llvm.nvvm.fmax.bf16x2" => "__nvvm_fmax_bf16x2",
3095     "llvm.nvvm.fmax.d" => "__nvvm_fmax_d",
3096     "llvm.nvvm.fmax.f" => "__nvvm_fmax_f",
3097     "llvm.nvvm.fmax.f16" => "__nvvm_fmax_f16",
3098     "llvm.nvvm.fmax.f16x2" => "__nvvm_fmax_f16x2",
3099     "llvm.nvvm.fmax.ftz.f" => "__nvvm_fmax_ftz_f",
3100     "llvm.nvvm.fmax.ftz.nan.f" => "__nvvm_fmax_ftz_nan_f",
3101     "llvm.nvvm.fmax.ftz.nan.xorsign.abs.f" => "__nvvm_fmax_ftz_nan_xorsign_abs_f",
3102     "llvm.nvvm.fmax.ftz.xorsign.abs.f" => "__nvvm_fmax_ftz_xorsign_abs_f",
3103     "llvm.nvvm.fmax.nan.bf16" => "__nvvm_fmax_nan_bf16",
3104     "llvm.nvvm.fmax.nan.bf16x2" => "__nvvm_fmax_nan_bf16x2",
3105     "llvm.nvvm.fmax.nan.f" => "__nvvm_fmax_nan_f",
3106     "llvm.nvvm.fmax.nan.xorsign.abs.bf16" => "__nvvm_fmax_nan_xorsign_abs_bf16",
3107     "llvm.nvvm.fmax.nan.xorsign.abs.bf16x2" => "__nvvm_fmax_nan_xorsign_abs_bf16x2",
3108     "llvm.nvvm.fmax.nan.xorsign.abs.f" => "__nvvm_fmax_nan_xorsign_abs_f",
3109     "llvm.nvvm.fmax.xorsign.abs.bf16" => "__nvvm_fmax_xorsign_abs_bf16",
3110     "llvm.nvvm.fmax.xorsign.abs.bf16x2" => "__nvvm_fmax_xorsign_abs_bf16x2",
3111     "llvm.nvvm.fmax.xorsign.abs.f" => "__nvvm_fmax_xorsign_abs_f",
3112     "llvm.nvvm.fmin.bf16" => "__nvvm_fmin_bf16",
3113     "llvm.nvvm.fmin.bf16x2" => "__nvvm_fmin_bf16x2",
3114     "llvm.nvvm.fmin.d" => "__nvvm_fmin_d",
3115     "llvm.nvvm.fmin.f" => "__nvvm_fmin_f",
3116     "llvm.nvvm.fmin.f16" => "__nvvm_fmin_f16",
3117     "llvm.nvvm.fmin.f16x2" => "__nvvm_fmin_f16x2",
3118     "llvm.nvvm.fmin.ftz.f" => "__nvvm_fmin_ftz_f",
3119     "llvm.nvvm.fmin.ftz.nan.f" => "__nvvm_fmin_ftz_nan_f",
3120     "llvm.nvvm.fmin.ftz.nan.xorsign.abs.f" => "__nvvm_fmin_ftz_nan_xorsign_abs_f",
3121     "llvm.nvvm.fmin.ftz.xorsign.abs.f" => "__nvvm_fmin_ftz_xorsign_abs_f",
3122     "llvm.nvvm.fmin.nan.bf16" => "__nvvm_fmin_nan_bf16",
3123     "llvm.nvvm.fmin.nan.bf16x2" => "__nvvm_fmin_nan_bf16x2",
3124     "llvm.nvvm.fmin.nan.f" => "__nvvm_fmin_nan_f",
3125     "llvm.nvvm.fmin.nan.xorsign.abs.bf16" => "__nvvm_fmin_nan_xorsign_abs_bf16",
3126     "llvm.nvvm.fmin.nan.xorsign.abs.bf16x2" => "__nvvm_fmin_nan_xorsign_abs_bf16x2",
3127     "llvm.nvvm.fmin.nan.xorsign.abs.f" => "__nvvm_fmin_nan_xorsign_abs_f",
3128     "llvm.nvvm.fmin.xorsign.abs.bf16" => "__nvvm_fmin_xorsign_abs_bf16",
3129     "llvm.nvvm.fmin.xorsign.abs.bf16x2" => "__nvvm_fmin_xorsign_abs_bf16x2",
3130     "llvm.nvvm.fmin.xorsign.abs.f" => "__nvvm_fmin_xorsign_abs_f",
3131     "llvm.nvvm.fns" => "__nvvm_fns",
3132     "llvm.nvvm.h2f" => "__nvvm_h2f",
3133     "llvm.nvvm.i2d.rm" => "__nvvm_i2d_rm",
3134     "llvm.nvvm.i2d.rn" => "__nvvm_i2d_rn",
3135     "llvm.nvvm.i2d.rp" => "__nvvm_i2d_rp",
3136     "llvm.nvvm.i2d.rz" => "__nvvm_i2d_rz",
3137     "llvm.nvvm.i2f.rm" => "__nvvm_i2f_rm",
3138     "llvm.nvvm.i2f.rn" => "__nvvm_i2f_rn",
3139     "llvm.nvvm.i2f.rp" => "__nvvm_i2f_rp",
3140     "llvm.nvvm.i2f.rz" => "__nvvm_i2f_rz",
3141     "llvm.nvvm.isspacep.const" => "__nvvm_isspacep_const",
3142     "llvm.nvvm.isspacep.global" => "__nvvm_isspacep_global",
3143     "llvm.nvvm.isspacep.local" => "__nvvm_isspacep_local",
3144     "llvm.nvvm.isspacep.shared" => "__nvvm_isspacep_shared",
3145     "llvm.nvvm.istypep.sampler" => "__nvvm_istypep_sampler",
3146     "llvm.nvvm.istypep.surface" => "__nvvm_istypep_surface",
3147     "llvm.nvvm.istypep.texture" => "__nvvm_istypep_texture",
3148     "llvm.nvvm.lg2.approx.d" => "__nvvm_lg2_approx_d",
3149     "llvm.nvvm.lg2.approx.f" => "__nvvm_lg2_approx_f",
3150     "llvm.nvvm.lg2.approx.ftz.f" => "__nvvm_lg2_approx_ftz_f",
3151     "llvm.nvvm.ll2d.rm" => "__nvvm_ll2d_rm",
3152     "llvm.nvvm.ll2d.rn" => "__nvvm_ll2d_rn",
3153     "llvm.nvvm.ll2d.rp" => "__nvvm_ll2d_rp",
3154     "llvm.nvvm.ll2d.rz" => "__nvvm_ll2d_rz",
3155     "llvm.nvvm.ll2f.rm" => "__nvvm_ll2f_rm",
3156     "llvm.nvvm.ll2f.rn" => "__nvvm_ll2f_rn",
3157     "llvm.nvvm.ll2f.rp" => "__nvvm_ll2f_rp",
3158     "llvm.nvvm.ll2f.rz" => "__nvvm_ll2f_rz",
3159     "llvm.nvvm.lohi.i2d" => "__nvvm_lohi_i2d",
3160     "llvm.nvvm.match.any.sync.i32" => "__nvvm_match_any_sync_i32",
3161     "llvm.nvvm.match.any.sync.i64" => "__nvvm_match_any_sync_i64",
3162     "llvm.nvvm.max.i" => "__nvvm_max_i",
3163     "llvm.nvvm.max.ll" => "__nvvm_max_ll",
3164     "llvm.nvvm.max.ui" => "__nvvm_max_ui",
3165     "llvm.nvvm.max.ull" => "__nvvm_max_ull",
3166     "llvm.nvvm.mbarrier.arrive" => "__nvvm_mbarrier_arrive",
3167     "llvm.nvvm.mbarrier.arrive.drop" => "__nvvm_mbarrier_arrive_drop",
3168     "llvm.nvvm.mbarrier.arrive.drop.noComplete" => "__nvvm_mbarrier_arrive_drop_noComplete",
3169     "llvm.nvvm.mbarrier.arrive.drop.noComplete.shared" => "__nvvm_mbarrier_arrive_drop_noComplete_shared",
3170     "llvm.nvvm.mbarrier.arrive.drop.shared" => "__nvvm_mbarrier_arrive_drop_shared",
3171     "llvm.nvvm.mbarrier.arrive.noComplete" => "__nvvm_mbarrier_arrive_noComplete",
3172     "llvm.nvvm.mbarrier.arrive.noComplete.shared" => "__nvvm_mbarrier_arrive_noComplete_shared",
3173     "llvm.nvvm.mbarrier.arrive.shared" => "__nvvm_mbarrier_arrive_shared",
3174     "llvm.nvvm.mbarrier.init" => "__nvvm_mbarrier_init",
3175     "llvm.nvvm.mbarrier.init.shared" => "__nvvm_mbarrier_init_shared",
3176     "llvm.nvvm.mbarrier.inval" => "__nvvm_mbarrier_inval",
3177     "llvm.nvvm.mbarrier.inval.shared" => "__nvvm_mbarrier_inval_shared",
3178     "llvm.nvvm.mbarrier.pending.count" => "__nvvm_mbarrier_pending_count",
3179     "llvm.nvvm.mbarrier.test.wait" => "__nvvm_mbarrier_test_wait",
3180     "llvm.nvvm.mbarrier.test.wait.shared" => "__nvvm_mbarrier_test_wait_shared",
3181     "llvm.nvvm.membar.cta" => "__nvvm_membar_cta",
3182     "llvm.nvvm.membar.gl" => "__nvvm_membar_gl",
3183     "llvm.nvvm.membar.sys" => "__nvvm_membar_sys",
3184     "llvm.nvvm.min.i" => "__nvvm_min_i",
3185     "llvm.nvvm.min.ll" => "__nvvm_min_ll",
3186     "llvm.nvvm.min.ui" => "__nvvm_min_ui",
3187     "llvm.nvvm.min.ull" => "__nvvm_min_ull",
3188     "llvm.nvvm.mul.rm.d" => "__nvvm_mul_rm_d",
3189     "llvm.nvvm.mul.rm.f" => "__nvvm_mul_rm_f",
3190     "llvm.nvvm.mul.rm.ftz.f" => "__nvvm_mul_rm_ftz_f",
3191     "llvm.nvvm.mul.rn.d" => "__nvvm_mul_rn_d",
3192     "llvm.nvvm.mul.rn.f" => "__nvvm_mul_rn_f",
3193     "llvm.nvvm.mul.rn.ftz.f" => "__nvvm_mul_rn_ftz_f",
3194     "llvm.nvvm.mul.rp.d" => "__nvvm_mul_rp_d",
3195     "llvm.nvvm.mul.rp.f" => "__nvvm_mul_rp_f",
3196     "llvm.nvvm.mul.rp.ftz.f" => "__nvvm_mul_rp_ftz_f",
3197     "llvm.nvvm.mul.rz.d" => "__nvvm_mul_rz_d",
3198     "llvm.nvvm.mul.rz.f" => "__nvvm_mul_rz_f",
3199     "llvm.nvvm.mul.rz.ftz.f" => "__nvvm_mul_rz_ftz_f",
3200     "llvm.nvvm.mul24.i" => "__nvvm_mul24_i",
3201     "llvm.nvvm.mul24.ui" => "__nvvm_mul24_ui",
3202     "llvm.nvvm.mulhi.i" => "__nvvm_mulhi_i",
3203     "llvm.nvvm.mulhi.ll" => "__nvvm_mulhi_ll",
3204     "llvm.nvvm.mulhi.ui" => "__nvvm_mulhi_ui",
3205     "llvm.nvvm.mulhi.ull" => "__nvvm_mulhi_ull",
3206     "llvm.nvvm.neg.bf16" => "__nvvm_neg_bf16",
3207     "llvm.nvvm.neg.bf16x2" => "__nvvm_neg_bf16x2",
3208     "llvm.nvvm.popc.i" => "__nvvm_popc_i",
3209     "llvm.nvvm.popc.ll" => "__nvvm_popc_ll",
3210     "llvm.nvvm.prmt" => "__nvvm_prmt",
3211     "llvm.nvvm.rcp.approx.ftz.d" => "__nvvm_rcp_approx_ftz_d",
3212     "llvm.nvvm.rcp.approx.ftz.f" => "__nvvm_rcp_approx_ftz_f",
3213     "llvm.nvvm.rcp.rm.d" => "__nvvm_rcp_rm_d",
3214     "llvm.nvvm.rcp.rm.f" => "__nvvm_rcp_rm_f",
3215     "llvm.nvvm.rcp.rm.ftz.f" => "__nvvm_rcp_rm_ftz_f",
3216     "llvm.nvvm.rcp.rn.d" => "__nvvm_rcp_rn_d",
3217     "llvm.nvvm.rcp.rn.f" => "__nvvm_rcp_rn_f",
3218     "llvm.nvvm.rcp.rn.ftz.f" => "__nvvm_rcp_rn_ftz_f",
3219     "llvm.nvvm.rcp.rp.d" => "__nvvm_rcp_rp_d",
3220     "llvm.nvvm.rcp.rp.f" => "__nvvm_rcp_rp_f",
3221     "llvm.nvvm.rcp.rp.ftz.f" => "__nvvm_rcp_rp_ftz_f",
3222     "llvm.nvvm.rcp.rz.d" => "__nvvm_rcp_rz_d",
3223     "llvm.nvvm.rcp.rz.f" => "__nvvm_rcp_rz_f",
3224     "llvm.nvvm.rcp.rz.ftz.f" => "__nvvm_rcp_rz_ftz_f",
3225     "llvm.nvvm.read.ptx.sreg.clock" => "__nvvm_read_ptx_sreg_clock",
3226     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.clock" => "__nvvm_read_ptx_sreg_",
3227     "llvm.nvvm.read.ptx.sreg.clock64" => "__nvvm_read_ptx_sreg_clock64",
3228     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.clock64" => "__nvvm_read_ptx_sreg_",
3229     "llvm.nvvm.read.ptx.sreg.ctaid.w" => "__nvvm_read_ptx_sreg_ctaid_w",
3230     "llvm.nvvm.read.ptx.sreg.ctaid.x" => "__nvvm_read_ptx_sreg_ctaid_x",
3231     "llvm.nvvm.read.ptx.sreg.ctaid.y" => "__nvvm_read_ptx_sreg_ctaid_y",
3232     "llvm.nvvm.read.ptx.sreg.ctaid.z" => "__nvvm_read_ptx_sreg_ctaid_z",
3233     "llvm.nvvm.read.ptx.sreg.envreg0" => "__nvvm_read_ptx_sreg_envreg0",
3234     "llvm.nvvm.read.ptx.sreg.envreg1" => "__nvvm_read_ptx_sreg_envreg1",
3235     "llvm.nvvm.read.ptx.sreg.envreg10" => "__nvvm_read_ptx_sreg_envreg10",
3236     "llvm.nvvm.read.ptx.sreg.envreg11" => "__nvvm_read_ptx_sreg_envreg11",
3237     "llvm.nvvm.read.ptx.sreg.envreg12" => "__nvvm_read_ptx_sreg_envreg12",
3238     "llvm.nvvm.read.ptx.sreg.envreg13" => "__nvvm_read_ptx_sreg_envreg13",
3239     "llvm.nvvm.read.ptx.sreg.envreg14" => "__nvvm_read_ptx_sreg_envreg14",
3240     "llvm.nvvm.read.ptx.sreg.envreg15" => "__nvvm_read_ptx_sreg_envreg15",
3241     "llvm.nvvm.read.ptx.sreg.envreg16" => "__nvvm_read_ptx_sreg_envreg16",
3242     "llvm.nvvm.read.ptx.sreg.envreg17" => "__nvvm_read_ptx_sreg_envreg17",
3243     "llvm.nvvm.read.ptx.sreg.envreg18" => "__nvvm_read_ptx_sreg_envreg18",
3244     "llvm.nvvm.read.ptx.sreg.envreg19" => "__nvvm_read_ptx_sreg_envreg19",
3245     "llvm.nvvm.read.ptx.sreg.envreg2" => "__nvvm_read_ptx_sreg_envreg2",
3246     "llvm.nvvm.read.ptx.sreg.envreg20" => "__nvvm_read_ptx_sreg_envreg20",
3247     "llvm.nvvm.read.ptx.sreg.envreg21" => "__nvvm_read_ptx_sreg_envreg21",
3248     "llvm.nvvm.read.ptx.sreg.envreg22" => "__nvvm_read_ptx_sreg_envreg22",
3249     "llvm.nvvm.read.ptx.sreg.envreg23" => "__nvvm_read_ptx_sreg_envreg23",
3250     "llvm.nvvm.read.ptx.sreg.envreg24" => "__nvvm_read_ptx_sreg_envreg24",
3251     "llvm.nvvm.read.ptx.sreg.envreg25" => "__nvvm_read_ptx_sreg_envreg25",
3252     "llvm.nvvm.read.ptx.sreg.envreg26" => "__nvvm_read_ptx_sreg_envreg26",
3253     "llvm.nvvm.read.ptx.sreg.envreg27" => "__nvvm_read_ptx_sreg_envreg27",
3254     "llvm.nvvm.read.ptx.sreg.envreg28" => "__nvvm_read_ptx_sreg_envreg28",
3255     "llvm.nvvm.read.ptx.sreg.envreg29" => "__nvvm_read_ptx_sreg_envreg29",
3256     "llvm.nvvm.read.ptx.sreg.envreg3" => "__nvvm_read_ptx_sreg_envreg3",
3257     "llvm.nvvm.read.ptx.sreg.envreg30" => "__nvvm_read_ptx_sreg_envreg30",
3258     "llvm.nvvm.read.ptx.sreg.envreg31" => "__nvvm_read_ptx_sreg_envreg31",
3259     "llvm.nvvm.read.ptx.sreg.envreg4" => "__nvvm_read_ptx_sreg_envreg4",
3260     "llvm.nvvm.read.ptx.sreg.envreg5" => "__nvvm_read_ptx_sreg_envreg5",
3261     "llvm.nvvm.read.ptx.sreg.envreg6" => "__nvvm_read_ptx_sreg_envreg6",
3262     "llvm.nvvm.read.ptx.sreg.envreg7" => "__nvvm_read_ptx_sreg_envreg7",
3263     "llvm.nvvm.read.ptx.sreg.envreg8" => "__nvvm_read_ptx_sreg_envreg8",
3264     "llvm.nvvm.read.ptx.sreg.envreg9" => "__nvvm_read_ptx_sreg_envreg9",
3265     "llvm.nvvm.read.ptx.sreg.gridid" => "__nvvm_read_ptx_sreg_gridid",
3266     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.gridid" => "__nvvm_read_ptx_sreg_",
3267     "llvm.nvvm.read.ptx.sreg.laneid" => "__nvvm_read_ptx_sreg_laneid",
3268     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.laneid" => "__nvvm_read_ptx_sreg_",
3269     "llvm.nvvm.read.ptx.sreg.lanemask.eq" => "__nvvm_read_ptx_sreg_lanemask_eq",
3270     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.lanemask.eq" => "__nvvm_read_ptx_sreg_",
3271     "llvm.nvvm.read.ptx.sreg.lanemask.ge" => "__nvvm_read_ptx_sreg_lanemask_ge",
3272     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.lanemask.ge" => "__nvvm_read_ptx_sreg_",
3273     "llvm.nvvm.read.ptx.sreg.lanemask.gt" => "__nvvm_read_ptx_sreg_lanemask_gt",
3274     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.lanemask.gt" => "__nvvm_read_ptx_sreg_",
3275     "llvm.nvvm.read.ptx.sreg.lanemask.le" => "__nvvm_read_ptx_sreg_lanemask_le",
3276     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.lanemask.le" => "__nvvm_read_ptx_sreg_",
3277     "llvm.nvvm.read.ptx.sreg.lanemask.lt" => "__nvvm_read_ptx_sreg_lanemask_lt",
3278     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.lanemask.lt" => "__nvvm_read_ptx_sreg_",
3279     "llvm.nvvm.read.ptx.sreg.nctaid.w" => "__nvvm_read_ptx_sreg_nctaid_w",
3280     "llvm.nvvm.read.ptx.sreg.nctaid.x" => "__nvvm_read_ptx_sreg_nctaid_x",
3281     "llvm.nvvm.read.ptx.sreg.nctaid.y" => "__nvvm_read_ptx_sreg_nctaid_y",
3282     "llvm.nvvm.read.ptx.sreg.nctaid.z" => "__nvvm_read_ptx_sreg_nctaid_z",
3283     "llvm.nvvm.read.ptx.sreg.nsmid" => "__nvvm_read_ptx_sreg_nsmid",
3284     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.nsmid" => "__nvvm_read_ptx_sreg_",
3285     "llvm.nvvm.read.ptx.sreg.ntid.w" => "__nvvm_read_ptx_sreg_ntid_w",
3286     "llvm.nvvm.read.ptx.sreg.ntid.x" => "__nvvm_read_ptx_sreg_ntid_x",
3287     "llvm.nvvm.read.ptx.sreg.ntid.y" => "__nvvm_read_ptx_sreg_ntid_y",
3288     "llvm.nvvm.read.ptx.sreg.ntid.z" => "__nvvm_read_ptx_sreg_ntid_z",
3289     "llvm.nvvm.read.ptx.sreg.nwarpid" => "__nvvm_read_ptx_sreg_nwarpid",
3290     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.nwarpid" => "__nvvm_read_ptx_sreg_",
3291     "llvm.nvvm.read.ptx.sreg.pm0" => "__nvvm_read_ptx_sreg_pm0",
3292     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.pm0" => "__nvvm_read_ptx_sreg_",
3293     "llvm.nvvm.read.ptx.sreg.pm1" => "__nvvm_read_ptx_sreg_pm1",
3294     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.pm1" => "__nvvm_read_ptx_sreg_",
3295     "llvm.nvvm.read.ptx.sreg.pm2" => "__nvvm_read_ptx_sreg_pm2",
3296     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.pm2" => "__nvvm_read_ptx_sreg_",
3297     "llvm.nvvm.read.ptx.sreg.pm3" => "__nvvm_read_ptx_sreg_pm3",
3298     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.pm3" => "__nvvm_read_ptx_sreg_",
3299     "llvm.nvvm.read.ptx.sreg.smid" => "__nvvm_read_ptx_sreg_smid",
3300     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.smid" => "__nvvm_read_ptx_sreg_",
3301     "llvm.nvvm.read.ptx.sreg.tid.w" => "__nvvm_read_ptx_sreg_tid_w",
3302     "llvm.nvvm.read.ptx.sreg.tid.x" => "__nvvm_read_ptx_sreg_tid_x",
3303     "llvm.nvvm.read.ptx.sreg.tid.y" => "__nvvm_read_ptx_sreg_tid_y",
3304     "llvm.nvvm.read.ptx.sreg.tid.z" => "__nvvm_read_ptx_sreg_tid_z",
3305     "llvm.nvvm.read.ptx.sreg.warpid" => "__nvvm_read_ptx_sreg_warpid",
3306     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.warpid" => "__nvvm_read_ptx_sreg_",
3307     "llvm.nvvm.read.ptx.sreg.warpsize" => "__nvvm_read_ptx_sreg_warpsize",
3308     // [DUPLICATE]: "llvm.nvvm.read.ptx.sreg.warpsize" => "__nvvm_read_ptx_sreg_",
3309     "llvm.nvvm.redux.sync.add" => "__nvvm_redux_sync_add",
3310     "llvm.nvvm.redux.sync.and" => "__nvvm_redux_sync_and",
3311     "llvm.nvvm.redux.sync.max" => "__nvvm_redux_sync_max",
3312     "llvm.nvvm.redux.sync.min" => "__nvvm_redux_sync_min",
3313     "llvm.nvvm.redux.sync.or" => "__nvvm_redux_sync_or",
3314     "llvm.nvvm.redux.sync.umax" => "__nvvm_redux_sync_umax",
3315     "llvm.nvvm.redux.sync.umin" => "__nvvm_redux_sync_umin",
3316     "llvm.nvvm.redux.sync.xor" => "__nvvm_redux_sync_xor",
3317     "llvm.nvvm.rotate.b32" => "__nvvm_rotate_b32",
3318     "llvm.nvvm.rotate.b64" => "__nvvm_rotate_b64",
3319     "llvm.nvvm.rotate.right.b64" => "__nvvm_rotate_right_b64",
3320     "llvm.nvvm.round.d" => "__nvvm_round_d",
3321     "llvm.nvvm.round.f" => "__nvvm_round_f",
3322     "llvm.nvvm.round.ftz.f" => "__nvvm_round_ftz_f",
3323     "llvm.nvvm.rsqrt.approx.d" => "__nvvm_rsqrt_approx_d",
3324     "llvm.nvvm.rsqrt.approx.f" => "__nvvm_rsqrt_approx_f",
3325     "llvm.nvvm.rsqrt.approx.ftz.f" => "__nvvm_rsqrt_approx_ftz_f",
3326     "llvm.nvvm.sad.i" => "__nvvm_sad_i",
3327     "llvm.nvvm.sad.ui" => "__nvvm_sad_ui",
3328     "llvm.nvvm.saturate.d" => "__nvvm_saturate_d",
3329     "llvm.nvvm.saturate.f" => "__nvvm_saturate_f",
3330     "llvm.nvvm.saturate.ftz.f" => "__nvvm_saturate_ftz_f",
3331     "llvm.nvvm.shfl.bfly.f32" => "__nvvm_shfl_bfly_f32",
3332     "llvm.nvvm.shfl.bfly.i32" => "__nvvm_shfl_bfly_i32",
3333     "llvm.nvvm.shfl.down.f32" => "__nvvm_shfl_down_f32",
3334     "llvm.nvvm.shfl.down.i32" => "__nvvm_shfl_down_i32",
3335     "llvm.nvvm.shfl.idx.f32" => "__nvvm_shfl_idx_f32",
3336     "llvm.nvvm.shfl.idx.i32" => "__nvvm_shfl_idx_i32",
3337     "llvm.nvvm.shfl.sync.bfly.f32" => "__nvvm_shfl_sync_bfly_f32",
3338     "llvm.nvvm.shfl.sync.bfly.i32" => "__nvvm_shfl_sync_bfly_i32",
3339     "llvm.nvvm.shfl.sync.down.f32" => "__nvvm_shfl_sync_down_f32",
3340     "llvm.nvvm.shfl.sync.down.i32" => "__nvvm_shfl_sync_down_i32",
3341     "llvm.nvvm.shfl.sync.idx.f32" => "__nvvm_shfl_sync_idx_f32",
3342     "llvm.nvvm.shfl.sync.idx.i32" => "__nvvm_shfl_sync_idx_i32",
3343     "llvm.nvvm.shfl.sync.up.f32" => "__nvvm_shfl_sync_up_f32",
3344     "llvm.nvvm.shfl.sync.up.i32" => "__nvvm_shfl_sync_up_i32",
3345     "llvm.nvvm.shfl.up.f32" => "__nvvm_shfl_up_f32",
3346     "llvm.nvvm.shfl.up.i32" => "__nvvm_shfl_up_i32",
3347     "llvm.nvvm.sin.approx.f" => "__nvvm_sin_approx_f",
3348     "llvm.nvvm.sin.approx.ftz.f" => "__nvvm_sin_approx_ftz_f",
3349     "llvm.nvvm.sqrt.approx.f" => "__nvvm_sqrt_approx_f",
3350     "llvm.nvvm.sqrt.approx.ftz.f" => "__nvvm_sqrt_approx_ftz_f",
3351     "llvm.nvvm.sqrt.f" => "__nvvm_sqrt_f",
3352     "llvm.nvvm.sqrt.rm.d" => "__nvvm_sqrt_rm_d",
3353     "llvm.nvvm.sqrt.rm.f" => "__nvvm_sqrt_rm_f",
3354     "llvm.nvvm.sqrt.rm.ftz.f" => "__nvvm_sqrt_rm_ftz_f",
3355     "llvm.nvvm.sqrt.rn.d" => "__nvvm_sqrt_rn_d",
3356     "llvm.nvvm.sqrt.rn.f" => "__nvvm_sqrt_rn_f",
3357     "llvm.nvvm.sqrt.rn.ftz.f" => "__nvvm_sqrt_rn_ftz_f",
3358     "llvm.nvvm.sqrt.rp.d" => "__nvvm_sqrt_rp_d",
3359     "llvm.nvvm.sqrt.rp.f" => "__nvvm_sqrt_rp_f",
3360     "llvm.nvvm.sqrt.rp.ftz.f" => "__nvvm_sqrt_rp_ftz_f",
3361     "llvm.nvvm.sqrt.rz.d" => "__nvvm_sqrt_rz_d",
3362     "llvm.nvvm.sqrt.rz.f" => "__nvvm_sqrt_rz_f",
3363     "llvm.nvvm.sqrt.rz.ftz.f" => "__nvvm_sqrt_rz_ftz_f",
3364     "llvm.nvvm.suq.array.size" => "__nvvm_suq_array_size",
3365     "llvm.nvvm.suq.channel.data.type" => "__nvvm_suq_channel_data_type",
3366     "llvm.nvvm.suq.channel.order" => "__nvvm_suq_channel_order",
3367     "llvm.nvvm.suq.depth" => "__nvvm_suq_depth",
3368     "llvm.nvvm.suq.height" => "__nvvm_suq_height",
3369     "llvm.nvvm.suq.width" => "__nvvm_suq_width",
3370     "llvm.nvvm.sust.b.1d.array.i16.clamp" => "__nvvm_sust_b_1d_array_i16_clamp",
3371     "llvm.nvvm.sust.b.1d.array.i16.trap" => "__nvvm_sust_b_1d_array_i16_trap",
3372     "llvm.nvvm.sust.b.1d.array.i16.zero" => "__nvvm_sust_b_1d_array_i16_zero",
3373     "llvm.nvvm.sust.b.1d.array.i32.clamp" => "__nvvm_sust_b_1d_array_i32_clamp",
3374     "llvm.nvvm.sust.b.1d.array.i32.trap" => "__nvvm_sust_b_1d_array_i32_trap",
3375     "llvm.nvvm.sust.b.1d.array.i32.zero" => "__nvvm_sust_b_1d_array_i32_zero",
3376     "llvm.nvvm.sust.b.1d.array.i64.clamp" => "__nvvm_sust_b_1d_array_i64_clamp",
3377     "llvm.nvvm.sust.b.1d.array.i64.trap" => "__nvvm_sust_b_1d_array_i64_trap",
3378     "llvm.nvvm.sust.b.1d.array.i64.zero" => "__nvvm_sust_b_1d_array_i64_zero",
3379     "llvm.nvvm.sust.b.1d.array.i8.clamp" => "__nvvm_sust_b_1d_array_i8_clamp",
3380     "llvm.nvvm.sust.b.1d.array.i8.trap" => "__nvvm_sust_b_1d_array_i8_trap",
3381     "llvm.nvvm.sust.b.1d.array.i8.zero" => "__nvvm_sust_b_1d_array_i8_zero",
3382     "llvm.nvvm.sust.b.1d.array.v2i16.clamp" => "__nvvm_sust_b_1d_array_v2i16_clamp",
3383     "llvm.nvvm.sust.b.1d.array.v2i16.trap" => "__nvvm_sust_b_1d_array_v2i16_trap",
3384     "llvm.nvvm.sust.b.1d.array.v2i16.zero" => "__nvvm_sust_b_1d_array_v2i16_zero",
3385     "llvm.nvvm.sust.b.1d.array.v2i32.clamp" => "__nvvm_sust_b_1d_array_v2i32_clamp",
3386     "llvm.nvvm.sust.b.1d.array.v2i32.trap" => "__nvvm_sust_b_1d_array_v2i32_trap",
3387     "llvm.nvvm.sust.b.1d.array.v2i32.zero" => "__nvvm_sust_b_1d_array_v2i32_zero",
3388     "llvm.nvvm.sust.b.1d.array.v2i64.clamp" => "__nvvm_sust_b_1d_array_v2i64_clamp",
3389     "llvm.nvvm.sust.b.1d.array.v2i64.trap" => "__nvvm_sust_b_1d_array_v2i64_trap",
3390     "llvm.nvvm.sust.b.1d.array.v2i64.zero" => "__nvvm_sust_b_1d_array_v2i64_zero",
3391     "llvm.nvvm.sust.b.1d.array.v2i8.clamp" => "__nvvm_sust_b_1d_array_v2i8_clamp",
3392     "llvm.nvvm.sust.b.1d.array.v2i8.trap" => "__nvvm_sust_b_1d_array_v2i8_trap",
3393     "llvm.nvvm.sust.b.1d.array.v2i8.zero" => "__nvvm_sust_b_1d_array_v2i8_zero",
3394     "llvm.nvvm.sust.b.1d.array.v4i16.clamp" => "__nvvm_sust_b_1d_array_v4i16_clamp",
3395     "llvm.nvvm.sust.b.1d.array.v4i16.trap" => "__nvvm_sust_b_1d_array_v4i16_trap",
3396     "llvm.nvvm.sust.b.1d.array.v4i16.zero" => "__nvvm_sust_b_1d_array_v4i16_zero",
3397     "llvm.nvvm.sust.b.1d.array.v4i32.clamp" => "__nvvm_sust_b_1d_array_v4i32_clamp",
3398     "llvm.nvvm.sust.b.1d.array.v4i32.trap" => "__nvvm_sust_b_1d_array_v4i32_trap",
3399     "llvm.nvvm.sust.b.1d.array.v4i32.zero" => "__nvvm_sust_b_1d_array_v4i32_zero",
3400     "llvm.nvvm.sust.b.1d.array.v4i8.clamp" => "__nvvm_sust_b_1d_array_v4i8_clamp",
3401     "llvm.nvvm.sust.b.1d.array.v4i8.trap" => "__nvvm_sust_b_1d_array_v4i8_trap",
3402     "llvm.nvvm.sust.b.1d.array.v4i8.zero" => "__nvvm_sust_b_1d_array_v4i8_zero",
3403     "llvm.nvvm.sust.b.1d.i16.clamp" => "__nvvm_sust_b_1d_i16_clamp",
3404     "llvm.nvvm.sust.b.1d.i16.trap" => "__nvvm_sust_b_1d_i16_trap",
3405     "llvm.nvvm.sust.b.1d.i16.zero" => "__nvvm_sust_b_1d_i16_zero",
3406     "llvm.nvvm.sust.b.1d.i32.clamp" => "__nvvm_sust_b_1d_i32_clamp",
3407     "llvm.nvvm.sust.b.1d.i32.trap" => "__nvvm_sust_b_1d_i32_trap",
3408     "llvm.nvvm.sust.b.1d.i32.zero" => "__nvvm_sust_b_1d_i32_zero",
3409     "llvm.nvvm.sust.b.1d.i64.clamp" => "__nvvm_sust_b_1d_i64_clamp",
3410     "llvm.nvvm.sust.b.1d.i64.trap" => "__nvvm_sust_b_1d_i64_trap",
3411     "llvm.nvvm.sust.b.1d.i64.zero" => "__nvvm_sust_b_1d_i64_zero",
3412     "llvm.nvvm.sust.b.1d.i8.clamp" => "__nvvm_sust_b_1d_i8_clamp",
3413     "llvm.nvvm.sust.b.1d.i8.trap" => "__nvvm_sust_b_1d_i8_trap",
3414     "llvm.nvvm.sust.b.1d.i8.zero" => "__nvvm_sust_b_1d_i8_zero",
3415     "llvm.nvvm.sust.b.1d.v2i16.clamp" => "__nvvm_sust_b_1d_v2i16_clamp",
3416     "llvm.nvvm.sust.b.1d.v2i16.trap" => "__nvvm_sust_b_1d_v2i16_trap",
3417     "llvm.nvvm.sust.b.1d.v2i16.zero" => "__nvvm_sust_b_1d_v2i16_zero",
3418     "llvm.nvvm.sust.b.1d.v2i32.clamp" => "__nvvm_sust_b_1d_v2i32_clamp",
3419     "llvm.nvvm.sust.b.1d.v2i32.trap" => "__nvvm_sust_b_1d_v2i32_trap",
3420     "llvm.nvvm.sust.b.1d.v2i32.zero" => "__nvvm_sust_b_1d_v2i32_zero",
3421     "llvm.nvvm.sust.b.1d.v2i64.clamp" => "__nvvm_sust_b_1d_v2i64_clamp",
3422     "llvm.nvvm.sust.b.1d.v2i64.trap" => "__nvvm_sust_b_1d_v2i64_trap",
3423     "llvm.nvvm.sust.b.1d.v2i64.zero" => "__nvvm_sust_b_1d_v2i64_zero",
3424     "llvm.nvvm.sust.b.1d.v2i8.clamp" => "__nvvm_sust_b_1d_v2i8_clamp",
3425     "llvm.nvvm.sust.b.1d.v2i8.trap" => "__nvvm_sust_b_1d_v2i8_trap",
3426     "llvm.nvvm.sust.b.1d.v2i8.zero" => "__nvvm_sust_b_1d_v2i8_zero",
3427     "llvm.nvvm.sust.b.1d.v4i16.clamp" => "__nvvm_sust_b_1d_v4i16_clamp",
3428     "llvm.nvvm.sust.b.1d.v4i16.trap" => "__nvvm_sust_b_1d_v4i16_trap",
3429     "llvm.nvvm.sust.b.1d.v4i16.zero" => "__nvvm_sust_b_1d_v4i16_zero",
3430     "llvm.nvvm.sust.b.1d.v4i32.clamp" => "__nvvm_sust_b_1d_v4i32_clamp",
3431     "llvm.nvvm.sust.b.1d.v4i32.trap" => "__nvvm_sust_b_1d_v4i32_trap",
3432     "llvm.nvvm.sust.b.1d.v4i32.zero" => "__nvvm_sust_b_1d_v4i32_zero",
3433     "llvm.nvvm.sust.b.1d.v4i8.clamp" => "__nvvm_sust_b_1d_v4i8_clamp",
3434     "llvm.nvvm.sust.b.1d.v4i8.trap" => "__nvvm_sust_b_1d_v4i8_trap",
3435     "llvm.nvvm.sust.b.1d.v4i8.zero" => "__nvvm_sust_b_1d_v4i8_zero",
3436     "llvm.nvvm.sust.b.2d.array.i16.clamp" => "__nvvm_sust_b_2d_array_i16_clamp",
3437     "llvm.nvvm.sust.b.2d.array.i16.trap" => "__nvvm_sust_b_2d_array_i16_trap",
3438     "llvm.nvvm.sust.b.2d.array.i16.zero" => "__nvvm_sust_b_2d_array_i16_zero",
3439     "llvm.nvvm.sust.b.2d.array.i32.clamp" => "__nvvm_sust_b_2d_array_i32_clamp",
3440     "llvm.nvvm.sust.b.2d.array.i32.trap" => "__nvvm_sust_b_2d_array_i32_trap",
3441     "llvm.nvvm.sust.b.2d.array.i32.zero" => "__nvvm_sust_b_2d_array_i32_zero",
3442     "llvm.nvvm.sust.b.2d.array.i64.clamp" => "__nvvm_sust_b_2d_array_i64_clamp",
3443     "llvm.nvvm.sust.b.2d.array.i64.trap" => "__nvvm_sust_b_2d_array_i64_trap",
3444     "llvm.nvvm.sust.b.2d.array.i64.zero" => "__nvvm_sust_b_2d_array_i64_zero",
3445     "llvm.nvvm.sust.b.2d.array.i8.clamp" => "__nvvm_sust_b_2d_array_i8_clamp",
3446     "llvm.nvvm.sust.b.2d.array.i8.trap" => "__nvvm_sust_b_2d_array_i8_trap",
3447     "llvm.nvvm.sust.b.2d.array.i8.zero" => "__nvvm_sust_b_2d_array_i8_zero",
3448     "llvm.nvvm.sust.b.2d.array.v2i16.clamp" => "__nvvm_sust_b_2d_array_v2i16_clamp",
3449     "llvm.nvvm.sust.b.2d.array.v2i16.trap" => "__nvvm_sust_b_2d_array_v2i16_trap",
3450     "llvm.nvvm.sust.b.2d.array.v2i16.zero" => "__nvvm_sust_b_2d_array_v2i16_zero",
3451     "llvm.nvvm.sust.b.2d.array.v2i32.clamp" => "__nvvm_sust_b_2d_array_v2i32_clamp",
3452     "llvm.nvvm.sust.b.2d.array.v2i32.trap" => "__nvvm_sust_b_2d_array_v2i32_trap",
3453     "llvm.nvvm.sust.b.2d.array.v2i32.zero" => "__nvvm_sust_b_2d_array_v2i32_zero",
3454     "llvm.nvvm.sust.b.2d.array.v2i64.clamp" => "__nvvm_sust_b_2d_array_v2i64_clamp",
3455     "llvm.nvvm.sust.b.2d.array.v2i64.trap" => "__nvvm_sust_b_2d_array_v2i64_trap",
3456     "llvm.nvvm.sust.b.2d.array.v2i64.zero" => "__nvvm_sust_b_2d_array_v2i64_zero",
3457     "llvm.nvvm.sust.b.2d.array.v2i8.clamp" => "__nvvm_sust_b_2d_array_v2i8_clamp",
3458     "llvm.nvvm.sust.b.2d.array.v2i8.trap" => "__nvvm_sust_b_2d_array_v2i8_trap",
3459     "llvm.nvvm.sust.b.2d.array.v2i8.zero" => "__nvvm_sust_b_2d_array_v2i8_zero",
3460     "llvm.nvvm.sust.b.2d.array.v4i16.clamp" => "__nvvm_sust_b_2d_array_v4i16_clamp",
3461     "llvm.nvvm.sust.b.2d.array.v4i16.trap" => "__nvvm_sust_b_2d_array_v4i16_trap",
3462     "llvm.nvvm.sust.b.2d.array.v4i16.zero" => "__nvvm_sust_b_2d_array_v4i16_zero",
3463     "llvm.nvvm.sust.b.2d.array.v4i32.clamp" => "__nvvm_sust_b_2d_array_v4i32_clamp",
3464     "llvm.nvvm.sust.b.2d.array.v4i32.trap" => "__nvvm_sust_b_2d_array_v4i32_trap",
3465     "llvm.nvvm.sust.b.2d.array.v4i32.zero" => "__nvvm_sust_b_2d_array_v4i32_zero",
3466     "llvm.nvvm.sust.b.2d.array.v4i8.clamp" => "__nvvm_sust_b_2d_array_v4i8_clamp",
3467     "llvm.nvvm.sust.b.2d.array.v4i8.trap" => "__nvvm_sust_b_2d_array_v4i8_trap",
3468     "llvm.nvvm.sust.b.2d.array.v4i8.zero" => "__nvvm_sust_b_2d_array_v4i8_zero",
3469     "llvm.nvvm.sust.b.2d.i16.clamp" => "__nvvm_sust_b_2d_i16_clamp",
3470     "llvm.nvvm.sust.b.2d.i16.trap" => "__nvvm_sust_b_2d_i16_trap",
3471     "llvm.nvvm.sust.b.2d.i16.zero" => "__nvvm_sust_b_2d_i16_zero",
3472     "llvm.nvvm.sust.b.2d.i32.clamp" => "__nvvm_sust_b_2d_i32_clamp",
3473     "llvm.nvvm.sust.b.2d.i32.trap" => "__nvvm_sust_b_2d_i32_trap",
3474     "llvm.nvvm.sust.b.2d.i32.zero" => "__nvvm_sust_b_2d_i32_zero",
3475     "llvm.nvvm.sust.b.2d.i64.clamp" => "__nvvm_sust_b_2d_i64_clamp",
3476     "llvm.nvvm.sust.b.2d.i64.trap" => "__nvvm_sust_b_2d_i64_trap",
3477     "llvm.nvvm.sust.b.2d.i64.zero" => "__nvvm_sust_b_2d_i64_zero",
3478     "llvm.nvvm.sust.b.2d.i8.clamp" => "__nvvm_sust_b_2d_i8_clamp",
3479     "llvm.nvvm.sust.b.2d.i8.trap" => "__nvvm_sust_b_2d_i8_trap",
3480     "llvm.nvvm.sust.b.2d.i8.zero" => "__nvvm_sust_b_2d_i8_zero",
3481     "llvm.nvvm.sust.b.2d.v2i16.clamp" => "__nvvm_sust_b_2d_v2i16_clamp",
3482     "llvm.nvvm.sust.b.2d.v2i16.trap" => "__nvvm_sust_b_2d_v2i16_trap",
3483     "llvm.nvvm.sust.b.2d.v2i16.zero" => "__nvvm_sust_b_2d_v2i16_zero",
3484     "llvm.nvvm.sust.b.2d.v2i32.clamp" => "__nvvm_sust_b_2d_v2i32_clamp",
3485     "llvm.nvvm.sust.b.2d.v2i32.trap" => "__nvvm_sust_b_2d_v2i32_trap",
3486     "llvm.nvvm.sust.b.2d.v2i32.zero" => "__nvvm_sust_b_2d_v2i32_zero",
3487     "llvm.nvvm.sust.b.2d.v2i64.clamp" => "__nvvm_sust_b_2d_v2i64_clamp",
3488     "llvm.nvvm.sust.b.2d.v2i64.trap" => "__nvvm_sust_b_2d_v2i64_trap",
3489     "llvm.nvvm.sust.b.2d.v2i64.zero" => "__nvvm_sust_b_2d_v2i64_zero",
3490     "llvm.nvvm.sust.b.2d.v2i8.clamp" => "__nvvm_sust_b_2d_v2i8_clamp",
3491     "llvm.nvvm.sust.b.2d.v2i8.trap" => "__nvvm_sust_b_2d_v2i8_trap",
3492     "llvm.nvvm.sust.b.2d.v2i8.zero" => "__nvvm_sust_b_2d_v2i8_zero",
3493     "llvm.nvvm.sust.b.2d.v4i16.clamp" => "__nvvm_sust_b_2d_v4i16_clamp",
3494     "llvm.nvvm.sust.b.2d.v4i16.trap" => "__nvvm_sust_b_2d_v4i16_trap",
3495     "llvm.nvvm.sust.b.2d.v4i16.zero" => "__nvvm_sust_b_2d_v4i16_zero",
3496     "llvm.nvvm.sust.b.2d.v4i32.clamp" => "__nvvm_sust_b_2d_v4i32_clamp",
3497     "llvm.nvvm.sust.b.2d.v4i32.trap" => "__nvvm_sust_b_2d_v4i32_trap",
3498     "llvm.nvvm.sust.b.2d.v4i32.zero" => "__nvvm_sust_b_2d_v4i32_zero",
3499     "llvm.nvvm.sust.b.2d.v4i8.clamp" => "__nvvm_sust_b_2d_v4i8_clamp",
3500     "llvm.nvvm.sust.b.2d.v4i8.trap" => "__nvvm_sust_b_2d_v4i8_trap",
3501     "llvm.nvvm.sust.b.2d.v4i8.zero" => "__nvvm_sust_b_2d_v4i8_zero",
3502     "llvm.nvvm.sust.b.3d.i16.clamp" => "__nvvm_sust_b_3d_i16_clamp",
3503     "llvm.nvvm.sust.b.3d.i16.trap" => "__nvvm_sust_b_3d_i16_trap",
3504     "llvm.nvvm.sust.b.3d.i16.zero" => "__nvvm_sust_b_3d_i16_zero",
3505     "llvm.nvvm.sust.b.3d.i32.clamp" => "__nvvm_sust_b_3d_i32_clamp",
3506     "llvm.nvvm.sust.b.3d.i32.trap" => "__nvvm_sust_b_3d_i32_trap",
3507     "llvm.nvvm.sust.b.3d.i32.zero" => "__nvvm_sust_b_3d_i32_zero",
3508     "llvm.nvvm.sust.b.3d.i64.clamp" => "__nvvm_sust_b_3d_i64_clamp",
3509     "llvm.nvvm.sust.b.3d.i64.trap" => "__nvvm_sust_b_3d_i64_trap",
3510     "llvm.nvvm.sust.b.3d.i64.zero" => "__nvvm_sust_b_3d_i64_zero",
3511     "llvm.nvvm.sust.b.3d.i8.clamp" => "__nvvm_sust_b_3d_i8_clamp",
3512     "llvm.nvvm.sust.b.3d.i8.trap" => "__nvvm_sust_b_3d_i8_trap",
3513     "llvm.nvvm.sust.b.3d.i8.zero" => "__nvvm_sust_b_3d_i8_zero",
3514     "llvm.nvvm.sust.b.3d.v2i16.clamp" => "__nvvm_sust_b_3d_v2i16_clamp",
3515     "llvm.nvvm.sust.b.3d.v2i16.trap" => "__nvvm_sust_b_3d_v2i16_trap",
3516     "llvm.nvvm.sust.b.3d.v2i16.zero" => "__nvvm_sust_b_3d_v2i16_zero",
3517     "llvm.nvvm.sust.b.3d.v2i32.clamp" => "__nvvm_sust_b_3d_v2i32_clamp",
3518     "llvm.nvvm.sust.b.3d.v2i32.trap" => "__nvvm_sust_b_3d_v2i32_trap",
3519     "llvm.nvvm.sust.b.3d.v2i32.zero" => "__nvvm_sust_b_3d_v2i32_zero",
3520     "llvm.nvvm.sust.b.3d.v2i64.clamp" => "__nvvm_sust_b_3d_v2i64_clamp",
3521     "llvm.nvvm.sust.b.3d.v2i64.trap" => "__nvvm_sust_b_3d_v2i64_trap",
3522     "llvm.nvvm.sust.b.3d.v2i64.zero" => "__nvvm_sust_b_3d_v2i64_zero",
3523     "llvm.nvvm.sust.b.3d.v2i8.clamp" => "__nvvm_sust_b_3d_v2i8_clamp",
3524     "llvm.nvvm.sust.b.3d.v2i8.trap" => "__nvvm_sust_b_3d_v2i8_trap",
3525     "llvm.nvvm.sust.b.3d.v2i8.zero" => "__nvvm_sust_b_3d_v2i8_zero",
3526     "llvm.nvvm.sust.b.3d.v4i16.clamp" => "__nvvm_sust_b_3d_v4i16_clamp",
3527     "llvm.nvvm.sust.b.3d.v4i16.trap" => "__nvvm_sust_b_3d_v4i16_trap",
3528     "llvm.nvvm.sust.b.3d.v4i16.zero" => "__nvvm_sust_b_3d_v4i16_zero",
3529     "llvm.nvvm.sust.b.3d.v4i32.clamp" => "__nvvm_sust_b_3d_v4i32_clamp",
3530     "llvm.nvvm.sust.b.3d.v4i32.trap" => "__nvvm_sust_b_3d_v4i32_trap",
3531     "llvm.nvvm.sust.b.3d.v4i32.zero" => "__nvvm_sust_b_3d_v4i32_zero",
3532     "llvm.nvvm.sust.b.3d.v4i8.clamp" => "__nvvm_sust_b_3d_v4i8_clamp",
3533     "llvm.nvvm.sust.b.3d.v4i8.trap" => "__nvvm_sust_b_3d_v4i8_trap",
3534     "llvm.nvvm.sust.b.3d.v4i8.zero" => "__nvvm_sust_b_3d_v4i8_zero",
3535     "llvm.nvvm.sust.p.1d.array.i16.trap" => "__nvvm_sust_p_1d_array_i16_trap",
3536     "llvm.nvvm.sust.p.1d.array.i32.trap" => "__nvvm_sust_p_1d_array_i32_trap",
3537     "llvm.nvvm.sust.p.1d.array.i8.trap" => "__nvvm_sust_p_1d_array_i8_trap",
3538     "llvm.nvvm.sust.p.1d.array.v2i16.trap" => "__nvvm_sust_p_1d_array_v2i16_trap",
3539     "llvm.nvvm.sust.p.1d.array.v2i32.trap" => "__nvvm_sust_p_1d_array_v2i32_trap",
3540     "llvm.nvvm.sust.p.1d.array.v2i8.trap" => "__nvvm_sust_p_1d_array_v2i8_trap",
3541     "llvm.nvvm.sust.p.1d.array.v4i16.trap" => "__nvvm_sust_p_1d_array_v4i16_trap",
3542     "llvm.nvvm.sust.p.1d.array.v4i32.trap" => "__nvvm_sust_p_1d_array_v4i32_trap",
3543     "llvm.nvvm.sust.p.1d.array.v4i8.trap" => "__nvvm_sust_p_1d_array_v4i8_trap",
3544     "llvm.nvvm.sust.p.1d.i16.trap" => "__nvvm_sust_p_1d_i16_trap",
3545     "llvm.nvvm.sust.p.1d.i32.trap" => "__nvvm_sust_p_1d_i32_trap",
3546     "llvm.nvvm.sust.p.1d.i8.trap" => "__nvvm_sust_p_1d_i8_trap",
3547     "llvm.nvvm.sust.p.1d.v2i16.trap" => "__nvvm_sust_p_1d_v2i16_trap",
3548     "llvm.nvvm.sust.p.1d.v2i32.trap" => "__nvvm_sust_p_1d_v2i32_trap",
3549     "llvm.nvvm.sust.p.1d.v2i8.trap" => "__nvvm_sust_p_1d_v2i8_trap",
3550     "llvm.nvvm.sust.p.1d.v4i16.trap" => "__nvvm_sust_p_1d_v4i16_trap",
3551     "llvm.nvvm.sust.p.1d.v4i32.trap" => "__nvvm_sust_p_1d_v4i32_trap",
3552     "llvm.nvvm.sust.p.1d.v4i8.trap" => "__nvvm_sust_p_1d_v4i8_trap",
3553     "llvm.nvvm.sust.p.2d.array.i16.trap" => "__nvvm_sust_p_2d_array_i16_trap",
3554     "llvm.nvvm.sust.p.2d.array.i32.trap" => "__nvvm_sust_p_2d_array_i32_trap",
3555     "llvm.nvvm.sust.p.2d.array.i8.trap" => "__nvvm_sust_p_2d_array_i8_trap",
3556     "llvm.nvvm.sust.p.2d.array.v2i16.trap" => "__nvvm_sust_p_2d_array_v2i16_trap",
3557     "llvm.nvvm.sust.p.2d.array.v2i32.trap" => "__nvvm_sust_p_2d_array_v2i32_trap",
3558     "llvm.nvvm.sust.p.2d.array.v2i8.trap" => "__nvvm_sust_p_2d_array_v2i8_trap",
3559     "llvm.nvvm.sust.p.2d.array.v4i16.trap" => "__nvvm_sust_p_2d_array_v4i16_trap",
3560     "llvm.nvvm.sust.p.2d.array.v4i32.trap" => "__nvvm_sust_p_2d_array_v4i32_trap",
3561     "llvm.nvvm.sust.p.2d.array.v4i8.trap" => "__nvvm_sust_p_2d_array_v4i8_trap",
3562     "llvm.nvvm.sust.p.2d.i16.trap" => "__nvvm_sust_p_2d_i16_trap",
3563     "llvm.nvvm.sust.p.2d.i32.trap" => "__nvvm_sust_p_2d_i32_trap",
3564     "llvm.nvvm.sust.p.2d.i8.trap" => "__nvvm_sust_p_2d_i8_trap",
3565     "llvm.nvvm.sust.p.2d.v2i16.trap" => "__nvvm_sust_p_2d_v2i16_trap",
3566     "llvm.nvvm.sust.p.2d.v2i32.trap" => "__nvvm_sust_p_2d_v2i32_trap",
3567     "llvm.nvvm.sust.p.2d.v2i8.trap" => "__nvvm_sust_p_2d_v2i8_trap",
3568     "llvm.nvvm.sust.p.2d.v4i16.trap" => "__nvvm_sust_p_2d_v4i16_trap",
3569     "llvm.nvvm.sust.p.2d.v4i32.trap" => "__nvvm_sust_p_2d_v4i32_trap",
3570     "llvm.nvvm.sust.p.2d.v4i8.trap" => "__nvvm_sust_p_2d_v4i8_trap",
3571     "llvm.nvvm.sust.p.3d.i16.trap" => "__nvvm_sust_p_3d_i16_trap",
3572     "llvm.nvvm.sust.p.3d.i32.trap" => "__nvvm_sust_p_3d_i32_trap",
3573     "llvm.nvvm.sust.p.3d.i8.trap" => "__nvvm_sust_p_3d_i8_trap",
3574     "llvm.nvvm.sust.p.3d.v2i16.trap" => "__nvvm_sust_p_3d_v2i16_trap",
3575     "llvm.nvvm.sust.p.3d.v2i32.trap" => "__nvvm_sust_p_3d_v2i32_trap",
3576     "llvm.nvvm.sust.p.3d.v2i8.trap" => "__nvvm_sust_p_3d_v2i8_trap",
3577     "llvm.nvvm.sust.p.3d.v4i16.trap" => "__nvvm_sust_p_3d_v4i16_trap",
3578     "llvm.nvvm.sust.p.3d.v4i32.trap" => "__nvvm_sust_p_3d_v4i32_trap",
3579     "llvm.nvvm.sust.p.3d.v4i8.trap" => "__nvvm_sust_p_3d_v4i8_trap",
3580     "llvm.nvvm.swap.lo.hi.b64" => "__nvvm_swap_lo_hi_b64",
3581     "llvm.nvvm.trunc.d" => "__nvvm_trunc_d",
3582     "llvm.nvvm.trunc.f" => "__nvvm_trunc_f",
3583     "llvm.nvvm.trunc.ftz.f" => "__nvvm_trunc_ftz_f",
3584     "llvm.nvvm.txq.array.size" => "__nvvm_txq_array_size",
3585     "llvm.nvvm.txq.channel.data.type" => "__nvvm_txq_channel_data_type",
3586     "llvm.nvvm.txq.channel.order" => "__nvvm_txq_channel_order",
3587     "llvm.nvvm.txq.depth" => "__nvvm_txq_depth",
3588     "llvm.nvvm.txq.height" => "__nvvm_txq_height",
3589     "llvm.nvvm.txq.num.mipmap.levels" => "__nvvm_txq_num_mipmap_levels",
3590     "llvm.nvvm.txq.num.samples" => "__nvvm_txq_num_samples",
3591     "llvm.nvvm.txq.width" => "__nvvm_txq_width",
3592     "llvm.nvvm.ui2d.rm" => "__nvvm_ui2d_rm",
3593     "llvm.nvvm.ui2d.rn" => "__nvvm_ui2d_rn",
3594     "llvm.nvvm.ui2d.rp" => "__nvvm_ui2d_rp",
3595     "llvm.nvvm.ui2d.rz" => "__nvvm_ui2d_rz",
3596     "llvm.nvvm.ui2f.rm" => "__nvvm_ui2f_rm",
3597     "llvm.nvvm.ui2f.rn" => "__nvvm_ui2f_rn",
3598     "llvm.nvvm.ui2f.rp" => "__nvvm_ui2f_rp",
3599     "llvm.nvvm.ui2f.rz" => "__nvvm_ui2f_rz",
3600     "llvm.nvvm.ull2d.rm" => "__nvvm_ull2d_rm",
3601     "llvm.nvvm.ull2d.rn" => "__nvvm_ull2d_rn",
3602     "llvm.nvvm.ull2d.rp" => "__nvvm_ull2d_rp",
3603     "llvm.nvvm.ull2d.rz" => "__nvvm_ull2d_rz",
3604     "llvm.nvvm.ull2f.rm" => "__nvvm_ull2f_rm",
3605     "llvm.nvvm.ull2f.rn" => "__nvvm_ull2f_rn",
3606     "llvm.nvvm.ull2f.rp" => "__nvvm_ull2f_rp",
3607     "llvm.nvvm.ull2f.rz" => "__nvvm_ull2f_rz",
3608     "llvm.nvvm.vote.all" => "__nvvm_vote_all",
3609     "llvm.nvvm.vote.all.sync" => "__nvvm_vote_all_sync",
3610     "llvm.nvvm.vote.any" => "__nvvm_vote_any",
3611     "llvm.nvvm.vote.any.sync" => "__nvvm_vote_any_sync",
3612     "llvm.nvvm.vote.ballot" => "__nvvm_vote_ballot",
3613     "llvm.nvvm.vote.ballot.sync" => "__nvvm_vote_ballot_sync",
3614     "llvm.nvvm.vote.uni" => "__nvvm_vote_uni",
3615     "llvm.nvvm.vote.uni.sync" => "__nvvm_vote_uni_sync",
3616     // ppc
3617     "llvm.ppc.addex" => "__builtin_ppc_addex",
3618     "llvm.ppc.addf128.round.to.odd" => "__builtin_addf128_round_to_odd",
3619     "llvm.ppc.altivec.crypto.vcipher" => "__builtin_altivec_crypto_vcipher",
3620     "llvm.ppc.altivec.crypto.vcipherlast" => "__builtin_altivec_crypto_vcipherlast",
3621     "llvm.ppc.altivec.crypto.vncipher" => "__builtin_altivec_crypto_vncipher",
3622     "llvm.ppc.altivec.crypto.vncipherlast" => "__builtin_altivec_crypto_vncipherlast",
3623     "llvm.ppc.altivec.crypto.vpermxor" => "__builtin_altivec_crypto_vpermxor",
3624     "llvm.ppc.altivec.crypto.vpermxor.be" => "__builtin_altivec_crypto_vpermxor_be",
3625     "llvm.ppc.altivec.crypto.vpmsumb" => "__builtin_altivec_crypto_vpmsumb",
3626     "llvm.ppc.altivec.crypto.vpmsumd" => "__builtin_altivec_crypto_vpmsumd",
3627     "llvm.ppc.altivec.crypto.vpmsumh" => "__builtin_altivec_crypto_vpmsumh",
3628     "llvm.ppc.altivec.crypto.vpmsumw" => "__builtin_altivec_crypto_vpmsumw",
3629     "llvm.ppc.altivec.crypto.vsbox" => "__builtin_altivec_crypto_vsbox",
3630     "llvm.ppc.altivec.crypto.vshasigmad" => "__builtin_altivec_crypto_vshasigmad",
3631     "llvm.ppc.altivec.crypto.vshasigmaw" => "__builtin_altivec_crypto_vshasigmaw",
3632     "llvm.ppc.altivec.dss" => "__builtin_altivec_dss",
3633     "llvm.ppc.altivec.dssall" => "__builtin_altivec_dssall",
3634     "llvm.ppc.altivec.dst" => "__builtin_altivec_dst",
3635     "llvm.ppc.altivec.dstst" => "__builtin_altivec_dstst",
3636     "llvm.ppc.altivec.dststt" => "__builtin_altivec_dststt",
3637     "llvm.ppc.altivec.dstt" => "__builtin_altivec_dstt",
3638     "llvm.ppc.altivec.mfvscr" => "__builtin_altivec_mfvscr",
3639     "llvm.ppc.altivec.mtvscr" => "__builtin_altivec_mtvscr",
3640     "llvm.ppc.altivec.mtvsrbm" => "__builtin_altivec_mtvsrbm",
3641     "llvm.ppc.altivec.mtvsrdm" => "__builtin_altivec_mtvsrdm",
3642     "llvm.ppc.altivec.mtvsrhm" => "__builtin_altivec_mtvsrhm",
3643     "llvm.ppc.altivec.mtvsrqm" => "__builtin_altivec_mtvsrqm",
3644     "llvm.ppc.altivec.mtvsrwm" => "__builtin_altivec_mtvsrwm",
3645     "llvm.ppc.altivec.vabsdub" => "__builtin_altivec_vabsdub",
3646     "llvm.ppc.altivec.vabsduh" => "__builtin_altivec_vabsduh",
3647     "llvm.ppc.altivec.vabsduw" => "__builtin_altivec_vabsduw",
3648     "llvm.ppc.altivec.vaddcuq" => "__builtin_altivec_vaddcuq",
3649     "llvm.ppc.altivec.vaddcuw" => "__builtin_altivec_vaddcuw",
3650     "llvm.ppc.altivec.vaddecuq" => "__builtin_altivec_vaddecuq",
3651     "llvm.ppc.altivec.vaddeuqm" => "__builtin_altivec_vaddeuqm",
3652     "llvm.ppc.altivec.vaddsbs" => "__builtin_altivec_vaddsbs",
3653     "llvm.ppc.altivec.vaddshs" => "__builtin_altivec_vaddshs",
3654     "llvm.ppc.altivec.vaddsws" => "__builtin_altivec_vaddsws",
3655     "llvm.ppc.altivec.vaddubs" => "__builtin_altivec_vaddubs",
3656     "llvm.ppc.altivec.vadduhs" => "__builtin_altivec_vadduhs",
3657     "llvm.ppc.altivec.vadduws" => "__builtin_altivec_vadduws",
3658     "llvm.ppc.altivec.vavgsb" => "__builtin_altivec_vavgsb",
3659     "llvm.ppc.altivec.vavgsh" => "__builtin_altivec_vavgsh",
3660     "llvm.ppc.altivec.vavgsw" => "__builtin_altivec_vavgsw",
3661     "llvm.ppc.altivec.vavgub" => "__builtin_altivec_vavgub",
3662     "llvm.ppc.altivec.vavguh" => "__builtin_altivec_vavguh",
3663     "llvm.ppc.altivec.vavguw" => "__builtin_altivec_vavguw",
3664     "llvm.ppc.altivec.vbpermd" => "__builtin_altivec_vbpermd",
3665     "llvm.ppc.altivec.vbpermq" => "__builtin_altivec_vbpermq",
3666     "llvm.ppc.altivec.vcfsx" => "__builtin_altivec_vcfsx",
3667     "llvm.ppc.altivec.vcfuged" => "__builtin_altivec_vcfuged",
3668     "llvm.ppc.altivec.vcfux" => "__builtin_altivec_vcfux",
3669     "llvm.ppc.altivec.vclrlb" => "__builtin_altivec_vclrlb",
3670     "llvm.ppc.altivec.vclrrb" => "__builtin_altivec_vclrrb",
3671     "llvm.ppc.altivec.vclzdm" => "__builtin_altivec_vclzdm",
3672     "llvm.ppc.altivec.vclzlsbb" => "__builtin_altivec_vclzlsbb",
3673     "llvm.ppc.altivec.vcmpbfp" => "__builtin_altivec_vcmpbfp",
3674     "llvm.ppc.altivec.vcmpbfp.p" => "__builtin_altivec_vcmpbfp_p",
3675     "llvm.ppc.altivec.vcmpeqfp" => "__builtin_altivec_vcmpeqfp",
3676     "llvm.ppc.altivec.vcmpeqfp.p" => "__builtin_altivec_vcmpeqfp_p",
3677     "llvm.ppc.altivec.vcmpequb" => "__builtin_altivec_vcmpequb",
3678     "llvm.ppc.altivec.vcmpequb.p" => "__builtin_altivec_vcmpequb_p",
3679     "llvm.ppc.altivec.vcmpequd" => "__builtin_altivec_vcmpequd",
3680     "llvm.ppc.altivec.vcmpequd.p" => "__builtin_altivec_vcmpequd_p",
3681     "llvm.ppc.altivec.vcmpequh" => "__builtin_altivec_vcmpequh",
3682     "llvm.ppc.altivec.vcmpequh.p" => "__builtin_altivec_vcmpequh_p",
3683     "llvm.ppc.altivec.vcmpequq" => "__builtin_altivec_vcmpequq",
3684     "llvm.ppc.altivec.vcmpequq.p" => "__builtin_altivec_vcmpequq_p",
3685     "llvm.ppc.altivec.vcmpequw" => "__builtin_altivec_vcmpequw",
3686     "llvm.ppc.altivec.vcmpequw.p" => "__builtin_altivec_vcmpequw_p",
3687     "llvm.ppc.altivec.vcmpgefp" => "__builtin_altivec_vcmpgefp",
3688     "llvm.ppc.altivec.vcmpgefp.p" => "__builtin_altivec_vcmpgefp_p",
3689     "llvm.ppc.altivec.vcmpgtfp" => "__builtin_altivec_vcmpgtfp",
3690     "llvm.ppc.altivec.vcmpgtfp.p" => "__builtin_altivec_vcmpgtfp_p",
3691     "llvm.ppc.altivec.vcmpgtsb" => "__builtin_altivec_vcmpgtsb",
3692     "llvm.ppc.altivec.vcmpgtsb.p" => "__builtin_altivec_vcmpgtsb_p",
3693     "llvm.ppc.altivec.vcmpgtsd" => "__builtin_altivec_vcmpgtsd",
3694     "llvm.ppc.altivec.vcmpgtsd.p" => "__builtin_altivec_vcmpgtsd_p",
3695     "llvm.ppc.altivec.vcmpgtsh" => "__builtin_altivec_vcmpgtsh",
3696     "llvm.ppc.altivec.vcmpgtsh.p" => "__builtin_altivec_vcmpgtsh_p",
3697     "llvm.ppc.altivec.vcmpgtsq" => "__builtin_altivec_vcmpgtsq",
3698     "llvm.ppc.altivec.vcmpgtsq.p" => "__builtin_altivec_vcmpgtsq_p",
3699     "llvm.ppc.altivec.vcmpgtsw" => "__builtin_altivec_vcmpgtsw",
3700     "llvm.ppc.altivec.vcmpgtsw.p" => "__builtin_altivec_vcmpgtsw_p",
3701     "llvm.ppc.altivec.vcmpgtub" => "__builtin_altivec_vcmpgtub",
3702     "llvm.ppc.altivec.vcmpgtub.p" => "__builtin_altivec_vcmpgtub_p",
3703     "llvm.ppc.altivec.vcmpgtud" => "__builtin_altivec_vcmpgtud",
3704     "llvm.ppc.altivec.vcmpgtud.p" => "__builtin_altivec_vcmpgtud_p",
3705     "llvm.ppc.altivec.vcmpgtuh" => "__builtin_altivec_vcmpgtuh",
3706     "llvm.ppc.altivec.vcmpgtuh.p" => "__builtin_altivec_vcmpgtuh_p",
3707     "llvm.ppc.altivec.vcmpgtuq" => "__builtin_altivec_vcmpgtuq",
3708     "llvm.ppc.altivec.vcmpgtuq.p" => "__builtin_altivec_vcmpgtuq_p",
3709     "llvm.ppc.altivec.vcmpgtuw" => "__builtin_altivec_vcmpgtuw",
3710     "llvm.ppc.altivec.vcmpgtuw.p" => "__builtin_altivec_vcmpgtuw_p",
3711     "llvm.ppc.altivec.vcmpneb" => "__builtin_altivec_vcmpneb",
3712     "llvm.ppc.altivec.vcmpneb.p" => "__builtin_altivec_vcmpneb_p",
3713     "llvm.ppc.altivec.vcmpneh" => "__builtin_altivec_vcmpneh",
3714     "llvm.ppc.altivec.vcmpneh.p" => "__builtin_altivec_vcmpneh_p",
3715     "llvm.ppc.altivec.vcmpnew" => "__builtin_altivec_vcmpnew",
3716     "llvm.ppc.altivec.vcmpnew.p" => "__builtin_altivec_vcmpnew_p",
3717     "llvm.ppc.altivec.vcmpnezb" => "__builtin_altivec_vcmpnezb",
3718     "llvm.ppc.altivec.vcmpnezb.p" => "__builtin_altivec_vcmpnezb_p",
3719     "llvm.ppc.altivec.vcmpnezh" => "__builtin_altivec_vcmpnezh",
3720     "llvm.ppc.altivec.vcmpnezh.p" => "__builtin_altivec_vcmpnezh_p",
3721     "llvm.ppc.altivec.vcmpnezw" => "__builtin_altivec_vcmpnezw",
3722     "llvm.ppc.altivec.vcmpnezw.p" => "__builtin_altivec_vcmpnezw_p",
3723     "llvm.ppc.altivec.vcntmbb" => "__builtin_altivec_vcntmbb",
3724     "llvm.ppc.altivec.vcntmbd" => "__builtin_altivec_vcntmbd",
3725     "llvm.ppc.altivec.vcntmbh" => "__builtin_altivec_vcntmbh",
3726     "llvm.ppc.altivec.vcntmbw" => "__builtin_altivec_vcntmbw",
3727     "llvm.ppc.altivec.vctsxs" => "__builtin_altivec_vctsxs",
3728     "llvm.ppc.altivec.vctuxs" => "__builtin_altivec_vctuxs",
3729     "llvm.ppc.altivec.vctzdm" => "__builtin_altivec_vctzdm",
3730     "llvm.ppc.altivec.vctzlsbb" => "__builtin_altivec_vctzlsbb",
3731     "llvm.ppc.altivec.vdivesd" => "__builtin_altivec_vdivesd",
3732     "llvm.ppc.altivec.vdivesq" => "__builtin_altivec_vdivesq",
3733     "llvm.ppc.altivec.vdivesw" => "__builtin_altivec_vdivesw",
3734     "llvm.ppc.altivec.vdiveud" => "__builtin_altivec_vdiveud",
3735     "llvm.ppc.altivec.vdiveuq" => "__builtin_altivec_vdiveuq",
3736     "llvm.ppc.altivec.vdiveuw" => "__builtin_altivec_vdiveuw",
3737     "llvm.ppc.altivec.vexpandbm" => "__builtin_altivec_vexpandbm",
3738     "llvm.ppc.altivec.vexpanddm" => "__builtin_altivec_vexpanddm",
3739     "llvm.ppc.altivec.vexpandhm" => "__builtin_altivec_vexpandhm",
3740     "llvm.ppc.altivec.vexpandqm" => "__builtin_altivec_vexpandqm",
3741     "llvm.ppc.altivec.vexpandwm" => "__builtin_altivec_vexpandwm",
3742     "llvm.ppc.altivec.vexptefp" => "__builtin_altivec_vexptefp",
3743     "llvm.ppc.altivec.vextddvlx" => "__builtin_altivec_vextddvlx",
3744     "llvm.ppc.altivec.vextddvrx" => "__builtin_altivec_vextddvrx",
3745     "llvm.ppc.altivec.vextdubvlx" => "__builtin_altivec_vextdubvlx",
3746     "llvm.ppc.altivec.vextdubvrx" => "__builtin_altivec_vextdubvrx",
3747     "llvm.ppc.altivec.vextduhvlx" => "__builtin_altivec_vextduhvlx",
3748     "llvm.ppc.altivec.vextduhvrx" => "__builtin_altivec_vextduhvrx",
3749     "llvm.ppc.altivec.vextduwvlx" => "__builtin_altivec_vextduwvlx",
3750     "llvm.ppc.altivec.vextduwvrx" => "__builtin_altivec_vextduwvrx",
3751     "llvm.ppc.altivec.vextractbm" => "__builtin_altivec_vextractbm",
3752     "llvm.ppc.altivec.vextractdm" => "__builtin_altivec_vextractdm",
3753     "llvm.ppc.altivec.vextracthm" => "__builtin_altivec_vextracthm",
3754     "llvm.ppc.altivec.vextractqm" => "__builtin_altivec_vextractqm",
3755     "llvm.ppc.altivec.vextractwm" => "__builtin_altivec_vextractwm",
3756     "llvm.ppc.altivec.vextsb2d" => "__builtin_altivec_vextsb2d",
3757     "llvm.ppc.altivec.vextsb2w" => "__builtin_altivec_vextsb2w",
3758     "llvm.ppc.altivec.vextsd2q" => "__builtin_altivec_vextsd2q",
3759     "llvm.ppc.altivec.vextsh2d" => "__builtin_altivec_vextsh2d",
3760     "llvm.ppc.altivec.vextsh2w" => "__builtin_altivec_vextsh2w",
3761     "llvm.ppc.altivec.vextsw2d" => "__builtin_altivec_vextsw2d",
3762     "llvm.ppc.altivec.vgbbd" => "__builtin_altivec_vgbbd",
3763     "llvm.ppc.altivec.vgnb" => "__builtin_altivec_vgnb",
3764     "llvm.ppc.altivec.vinsblx" => "__builtin_altivec_vinsblx",
3765     "llvm.ppc.altivec.vinsbrx" => "__builtin_altivec_vinsbrx",
3766     "llvm.ppc.altivec.vinsbvlx" => "__builtin_altivec_vinsbvlx",
3767     "llvm.ppc.altivec.vinsbvrx" => "__builtin_altivec_vinsbvrx",
3768     "llvm.ppc.altivec.vinsdlx" => "__builtin_altivec_vinsdlx",
3769     "llvm.ppc.altivec.vinsdrx" => "__builtin_altivec_vinsdrx",
3770     "llvm.ppc.altivec.vinshlx" => "__builtin_altivec_vinshlx",
3771     "llvm.ppc.altivec.vinshrx" => "__builtin_altivec_vinshrx",
3772     "llvm.ppc.altivec.vinshvlx" => "__builtin_altivec_vinshvlx",
3773     "llvm.ppc.altivec.vinshvrx" => "__builtin_altivec_vinshvrx",
3774     "llvm.ppc.altivec.vinswlx" => "__builtin_altivec_vinswlx",
3775     "llvm.ppc.altivec.vinswrx" => "__builtin_altivec_vinswrx",
3776     "llvm.ppc.altivec.vinswvlx" => "__builtin_altivec_vinswvlx",
3777     "llvm.ppc.altivec.vinswvrx" => "__builtin_altivec_vinswvrx",
3778     "llvm.ppc.altivec.vlogefp" => "__builtin_altivec_vlogefp",
3779     "llvm.ppc.altivec.vmaddfp" => "__builtin_altivec_vmaddfp",
3780     "llvm.ppc.altivec.vmaxfp" => "__builtin_altivec_vmaxfp",
3781     "llvm.ppc.altivec.vmaxsb" => "__builtin_altivec_vmaxsb",
3782     "llvm.ppc.altivec.vmaxsd" => "__builtin_altivec_vmaxsd",
3783     "llvm.ppc.altivec.vmaxsh" => "__builtin_altivec_vmaxsh",
3784     "llvm.ppc.altivec.vmaxsw" => "__builtin_altivec_vmaxsw",
3785     "llvm.ppc.altivec.vmaxub" => "__builtin_altivec_vmaxub",
3786     "llvm.ppc.altivec.vmaxud" => "__builtin_altivec_vmaxud",
3787     "llvm.ppc.altivec.vmaxuh" => "__builtin_altivec_vmaxuh",
3788     "llvm.ppc.altivec.vmaxuw" => "__builtin_altivec_vmaxuw",
3789     "llvm.ppc.altivec.vmhaddshs" => "__builtin_altivec_vmhaddshs",
3790     "llvm.ppc.altivec.vmhraddshs" => "__builtin_altivec_vmhraddshs",
3791     "llvm.ppc.altivec.vminfp" => "__builtin_altivec_vminfp",
3792     "llvm.ppc.altivec.vminsb" => "__builtin_altivec_vminsb",
3793     "llvm.ppc.altivec.vminsd" => "__builtin_altivec_vminsd",
3794     "llvm.ppc.altivec.vminsh" => "__builtin_altivec_vminsh",
3795     "llvm.ppc.altivec.vminsw" => "__builtin_altivec_vminsw",
3796     "llvm.ppc.altivec.vminub" => "__builtin_altivec_vminub",
3797     "llvm.ppc.altivec.vminud" => "__builtin_altivec_vminud",
3798     "llvm.ppc.altivec.vminuh" => "__builtin_altivec_vminuh",
3799     "llvm.ppc.altivec.vminuw" => "__builtin_altivec_vminuw",
3800     "llvm.ppc.altivec.vmladduhm" => "__builtin_altivec_vmladduhm",
3801     "llvm.ppc.altivec.vmsumcud" => "__builtin_altivec_vmsumcud",
3802     "llvm.ppc.altivec.vmsummbm" => "__builtin_altivec_vmsummbm",
3803     "llvm.ppc.altivec.vmsumshm" => "__builtin_altivec_vmsumshm",
3804     "llvm.ppc.altivec.vmsumshs" => "__builtin_altivec_vmsumshs",
3805     "llvm.ppc.altivec.vmsumubm" => "__builtin_altivec_vmsumubm",
3806     "llvm.ppc.altivec.vmsumudm" => "__builtin_altivec_vmsumudm",
3807     "llvm.ppc.altivec.vmsumuhm" => "__builtin_altivec_vmsumuhm",
3808     "llvm.ppc.altivec.vmsumuhs" => "__builtin_altivec_vmsumuhs",
3809     "llvm.ppc.altivec.vmulesb" => "__builtin_altivec_vmulesb",
3810     "llvm.ppc.altivec.vmulesd" => "__builtin_altivec_vmulesd",
3811     "llvm.ppc.altivec.vmulesh" => "__builtin_altivec_vmulesh",
3812     "llvm.ppc.altivec.vmulesw" => "__builtin_altivec_vmulesw",
3813     "llvm.ppc.altivec.vmuleub" => "__builtin_altivec_vmuleub",
3814     "llvm.ppc.altivec.vmuleud" => "__builtin_altivec_vmuleud",
3815     "llvm.ppc.altivec.vmuleuh" => "__builtin_altivec_vmuleuh",
3816     "llvm.ppc.altivec.vmuleuw" => "__builtin_altivec_vmuleuw",
3817     "llvm.ppc.altivec.vmulhsd" => "__builtin_altivec_vmulhsd",
3818     "llvm.ppc.altivec.vmulhsw" => "__builtin_altivec_vmulhsw",
3819     "llvm.ppc.altivec.vmulhud" => "__builtin_altivec_vmulhud",
3820     "llvm.ppc.altivec.vmulhuw" => "__builtin_altivec_vmulhuw",
3821     "llvm.ppc.altivec.vmulosb" => "__builtin_altivec_vmulosb",
3822     "llvm.ppc.altivec.vmulosd" => "__builtin_altivec_vmulosd",
3823     "llvm.ppc.altivec.vmulosh" => "__builtin_altivec_vmulosh",
3824     "llvm.ppc.altivec.vmulosw" => "__builtin_altivec_vmulosw",
3825     "llvm.ppc.altivec.vmuloub" => "__builtin_altivec_vmuloub",
3826     "llvm.ppc.altivec.vmuloud" => "__builtin_altivec_vmuloud",
3827     "llvm.ppc.altivec.vmulouh" => "__builtin_altivec_vmulouh",
3828     "llvm.ppc.altivec.vmulouw" => "__builtin_altivec_vmulouw",
3829     "llvm.ppc.altivec.vnmsubfp" => "__builtin_altivec_vnmsubfp",
3830     "llvm.ppc.altivec.vpdepd" => "__builtin_altivec_vpdepd",
3831     "llvm.ppc.altivec.vperm" => "__builtin_altivec_vperm_4si",
3832     "llvm.ppc.altivec.vpextd" => "__builtin_altivec_vpextd",
3833     "llvm.ppc.altivec.vpkpx" => "__builtin_altivec_vpkpx",
3834     "llvm.ppc.altivec.vpksdss" => "__builtin_altivec_vpksdss",
3835     "llvm.ppc.altivec.vpksdus" => "__builtin_altivec_vpksdus",
3836     "llvm.ppc.altivec.vpkshss" => "__builtin_altivec_vpkshss",
3837     "llvm.ppc.altivec.vpkshus" => "__builtin_altivec_vpkshus",
3838     "llvm.ppc.altivec.vpkswss" => "__builtin_altivec_vpkswss",
3839     "llvm.ppc.altivec.vpkswus" => "__builtin_altivec_vpkswus",
3840     "llvm.ppc.altivec.vpkudus" => "__builtin_altivec_vpkudus",
3841     "llvm.ppc.altivec.vpkuhus" => "__builtin_altivec_vpkuhus",
3842     "llvm.ppc.altivec.vpkuwus" => "__builtin_altivec_vpkuwus",
3843     "llvm.ppc.altivec.vprtybd" => "__builtin_altivec_vprtybd",
3844     "llvm.ppc.altivec.vprtybq" => "__builtin_altivec_vprtybq",
3845     "llvm.ppc.altivec.vprtybw" => "__builtin_altivec_vprtybw",
3846     "llvm.ppc.altivec.vrefp" => "__builtin_altivec_vrefp",
3847     "llvm.ppc.altivec.vrfim" => "__builtin_altivec_vrfim",
3848     "llvm.ppc.altivec.vrfin" => "__builtin_altivec_vrfin",
3849     "llvm.ppc.altivec.vrfip" => "__builtin_altivec_vrfip",
3850     "llvm.ppc.altivec.vrfiz" => "__builtin_altivec_vrfiz",
3851     "llvm.ppc.altivec.vrlb" => "__builtin_altivec_vrlb",
3852     "llvm.ppc.altivec.vrld" => "__builtin_altivec_vrld",
3853     "llvm.ppc.altivec.vrldmi" => "__builtin_altivec_vrldmi",
3854     "llvm.ppc.altivec.vrldnm" => "__builtin_altivec_vrldnm",
3855     "llvm.ppc.altivec.vrlh" => "__builtin_altivec_vrlh",
3856     "llvm.ppc.altivec.vrlqmi" => "__builtin_altivec_vrlqmi",
3857     "llvm.ppc.altivec.vrlqnm" => "__builtin_altivec_vrlqnm",
3858     "llvm.ppc.altivec.vrlw" => "__builtin_altivec_vrlw",
3859     "llvm.ppc.altivec.vrlwmi" => "__builtin_altivec_vrlwmi",
3860     "llvm.ppc.altivec.vrlwnm" => "__builtin_altivec_vrlwnm",
3861     "llvm.ppc.altivec.vrsqrtefp" => "__builtin_altivec_vrsqrtefp",
3862     "llvm.ppc.altivec.vsel" => "__builtin_altivec_vsel_4si",
3863     "llvm.ppc.altivec.vsl" => "__builtin_altivec_vsl",
3864     "llvm.ppc.altivec.vslb" => "__builtin_altivec_vslb",
3865     "llvm.ppc.altivec.vsldbi" => "__builtin_altivec_vsldbi",
3866     "llvm.ppc.altivec.vslh" => "__builtin_altivec_vslh",
3867     "llvm.ppc.altivec.vslo" => "__builtin_altivec_vslo",
3868     "llvm.ppc.altivec.vslv" => "__builtin_altivec_vslv",
3869     "llvm.ppc.altivec.vslw" => "__builtin_altivec_vslw",
3870     "llvm.ppc.altivec.vsr" => "__builtin_altivec_vsr",
3871     "llvm.ppc.altivec.vsrab" => "__builtin_altivec_vsrab",
3872     "llvm.ppc.altivec.vsrah" => "__builtin_altivec_vsrah",
3873     "llvm.ppc.altivec.vsraw" => "__builtin_altivec_vsraw",
3874     "llvm.ppc.altivec.vsrb" => "__builtin_altivec_vsrb",
3875     "llvm.ppc.altivec.vsrdbi" => "__builtin_altivec_vsrdbi",
3876     "llvm.ppc.altivec.vsrh" => "__builtin_altivec_vsrh",
3877     "llvm.ppc.altivec.vsro" => "__builtin_altivec_vsro",
3878     "llvm.ppc.altivec.vsrv" => "__builtin_altivec_vsrv",
3879     "llvm.ppc.altivec.vsrw" => "__builtin_altivec_vsrw",
3880     "llvm.ppc.altivec.vstribl" => "__builtin_altivec_vstribl",
3881     "llvm.ppc.altivec.vstribl.p" => "__builtin_altivec_vstribl_p",
3882     "llvm.ppc.altivec.vstribr" => "__builtin_altivec_vstribr",
3883     "llvm.ppc.altivec.vstribr.p" => "__builtin_altivec_vstribr_p",
3884     "llvm.ppc.altivec.vstrihl" => "__builtin_altivec_vstrihl",
3885     "llvm.ppc.altivec.vstrihl.p" => "__builtin_altivec_vstrihl_p",
3886     "llvm.ppc.altivec.vstrihr" => "__builtin_altivec_vstrihr",
3887     "llvm.ppc.altivec.vstrihr.p" => "__builtin_altivec_vstrihr_p",
3888     "llvm.ppc.altivec.vsubcuq" => "__builtin_altivec_vsubcuq",
3889     "llvm.ppc.altivec.vsubcuw" => "__builtin_altivec_vsubcuw",
3890     "llvm.ppc.altivec.vsubecuq" => "__builtin_altivec_vsubecuq",
3891     "llvm.ppc.altivec.vsubeuqm" => "__builtin_altivec_vsubeuqm",
3892     "llvm.ppc.altivec.vsubsbs" => "__builtin_altivec_vsubsbs",
3893     "llvm.ppc.altivec.vsubshs" => "__builtin_altivec_vsubshs",
3894     "llvm.ppc.altivec.vsubsws" => "__builtin_altivec_vsubsws",
3895     "llvm.ppc.altivec.vsububs" => "__builtin_altivec_vsububs",
3896     "llvm.ppc.altivec.vsubuhs" => "__builtin_altivec_vsubuhs",
3897     "llvm.ppc.altivec.vsubuws" => "__builtin_altivec_vsubuws",
3898     "llvm.ppc.altivec.vsum2sws" => "__builtin_altivec_vsum2sws",
3899     "llvm.ppc.altivec.vsum4sbs" => "__builtin_altivec_vsum4sbs",
3900     "llvm.ppc.altivec.vsum4shs" => "__builtin_altivec_vsum4shs",
3901     "llvm.ppc.altivec.vsum4ubs" => "__builtin_altivec_vsum4ubs",
3902     "llvm.ppc.altivec.vsumsws" => "__builtin_altivec_vsumsws",
3903     "llvm.ppc.altivec.vupkhpx" => "__builtin_altivec_vupkhpx",
3904     "llvm.ppc.altivec.vupkhsb" => "__builtin_altivec_vupkhsb",
3905     "llvm.ppc.altivec.vupkhsh" => "__builtin_altivec_vupkhsh",
3906     "llvm.ppc.altivec.vupkhsw" => "__builtin_altivec_vupkhsw",
3907     "llvm.ppc.altivec.vupklpx" => "__builtin_altivec_vupklpx",
3908     "llvm.ppc.altivec.vupklsb" => "__builtin_altivec_vupklsb",
3909     "llvm.ppc.altivec.vupklsh" => "__builtin_altivec_vupklsh",
3910     "llvm.ppc.altivec.vupklsw" => "__builtin_altivec_vupklsw",
3911     "llvm.ppc.bcdadd" => "__builtin_ppc_bcdadd",
3912     "llvm.ppc.bcdadd.p" => "__builtin_ppc_bcdadd_p",
3913     "llvm.ppc.bcdsub" => "__builtin_ppc_bcdsub",
3914     "llvm.ppc.bcdsub.p" => "__builtin_ppc_bcdsub_p",
3915     "llvm.ppc.bpermd" => "__builtin_bpermd",
3916     "llvm.ppc.cfuged" => "__builtin_cfuged",
3917     "llvm.ppc.cmpeqb" => "__builtin_ppc_cmpeqb",
3918     "llvm.ppc.cmprb" => "__builtin_ppc_cmprb",
3919     "llvm.ppc.cntlzdm" => "__builtin_cntlzdm",
3920     "llvm.ppc.cnttzdm" => "__builtin_cnttzdm",
3921     "llvm.ppc.compare.exp.eq" => "__builtin_ppc_compare_exp_eq",
3922     "llvm.ppc.compare.exp.gt" => "__builtin_ppc_compare_exp_gt",
3923     "llvm.ppc.compare.exp.lt" => "__builtin_ppc_compare_exp_lt",
3924     "llvm.ppc.compare.exp.uo" => "__builtin_ppc_compare_exp_uo",
3925     "llvm.ppc.darn" => "__builtin_darn",
3926     "llvm.ppc.darn32" => "__builtin_darn_32",
3927     "llvm.ppc.darnraw" => "__builtin_darn_raw",
3928     "llvm.ppc.dcbf" => "__builtin_dcbf",
3929     "llvm.ppc.dcbfl" => "__builtin_ppc_dcbfl",
3930     "llvm.ppc.dcbflp" => "__builtin_ppc_dcbflp",
3931     "llvm.ppc.dcbst" => "__builtin_ppc_dcbst",
3932     "llvm.ppc.dcbt" => "__builtin_ppc_dcbt",
3933     "llvm.ppc.dcbtst" => "__builtin_ppc_dcbtst",
3934     "llvm.ppc.dcbtstt" => "__builtin_ppc_dcbtstt",
3935     "llvm.ppc.dcbtt" => "__builtin_ppc_dcbtt",
3936     "llvm.ppc.dcbz" => "__builtin_ppc_dcbz",
3937     "llvm.ppc.divde" => "__builtin_divde",
3938     "llvm.ppc.divdeu" => "__builtin_divdeu",
3939     "llvm.ppc.divf128.round.to.odd" => "__builtin_divf128_round_to_odd",
3940     "llvm.ppc.divwe" => "__builtin_divwe",
3941     "llvm.ppc.divweu" => "__builtin_divweu",
3942     "llvm.ppc.eieio" => "__builtin_ppc_eieio",
3943     "llvm.ppc.extract.exp" => "__builtin_ppc_extract_exp",
3944     "llvm.ppc.extract.sig" => "__builtin_ppc_extract_sig",
3945     "llvm.ppc.fcfid" => "__builtin_ppc_fcfid",
3946     "llvm.ppc.fcfud" => "__builtin_ppc_fcfud",
3947     "llvm.ppc.fctid" => "__builtin_ppc_fctid",
3948     "llvm.ppc.fctidz" => "__builtin_ppc_fctidz",
3949     "llvm.ppc.fctiw" => "__builtin_ppc_fctiw",
3950     "llvm.ppc.fctiwz" => "__builtin_ppc_fctiwz",
3951     "llvm.ppc.fctudz" => "__builtin_ppc_fctudz",
3952     "llvm.ppc.fctuwz" => "__builtin_ppc_fctuwz",
3953     "llvm.ppc.fmaf128.round.to.odd" => "__builtin_fmaf128_round_to_odd",
3954     "llvm.ppc.fmsub" => "__builtin_ppc_fmsub",
3955     "llvm.ppc.fmsubs" => "__builtin_ppc_fmsubs",
3956     "llvm.ppc.fnabs" => "__builtin_ppc_fnabs",
3957     "llvm.ppc.fnabss" => "__builtin_ppc_fnabss",
3958     "llvm.ppc.fnmadd" => "__builtin_ppc_fnmadd",
3959     "llvm.ppc.fnmadds" => "__builtin_ppc_fnmadds",
3960     "llvm.ppc.fre" => "__builtin_ppc_fre",
3961     "llvm.ppc.fres" => "__builtin_ppc_fres",
3962     "llvm.ppc.frsqrte" => "__builtin_ppc_frsqrte",
3963     "llvm.ppc.frsqrtes" => "__builtin_ppc_frsqrtes",
3964     "llvm.ppc.fsel" => "__builtin_ppc_fsel",
3965     "llvm.ppc.fsels" => "__builtin_ppc_fsels",
3966     "llvm.ppc.get.texasr" => "__builtin_get_texasr",
3967     "llvm.ppc.get.texasru" => "__builtin_get_texasru",
3968     "llvm.ppc.get.tfhar" => "__builtin_get_tfhar",
3969     "llvm.ppc.get.tfiar" => "__builtin_get_tfiar",
3970     "llvm.ppc.icbt" => "__builtin_ppc_icbt",
3971     "llvm.ppc.insert.exp" => "__builtin_ppc_insert_exp",
3972     "llvm.ppc.iospace.eieio" => "__builtin_ppc_iospace_eieio",
3973     "llvm.ppc.iospace.lwsync" => "__builtin_ppc_iospace_lwsync",
3974     "llvm.ppc.iospace.sync" => "__builtin_ppc_iospace_sync",
3975     "llvm.ppc.isync" => "__builtin_ppc_isync",
3976     "llvm.ppc.load4r" => "__builtin_ppc_load4r",
3977     "llvm.ppc.load8r" => "__builtin_ppc_load8r",
3978     "llvm.ppc.lwsync" => "__builtin_ppc_lwsync",
3979     "llvm.ppc.maddhd" => "__builtin_ppc_maddhd",
3980     "llvm.ppc.maddhdu" => "__builtin_ppc_maddhdu",
3981     "llvm.ppc.maddld" => "__builtin_ppc_maddld",
3982     "llvm.ppc.mfmsr" => "__builtin_ppc_mfmsr",
3983     "llvm.ppc.mftbu" => "__builtin_ppc_mftbu",
3984     "llvm.ppc.mtfsb0" => "__builtin_ppc_mtfsb0",
3985     "llvm.ppc.mtfsb1" => "__builtin_ppc_mtfsb1",
3986     "llvm.ppc.mtfsfi" => "__builtin_ppc_mtfsfi",
3987     "llvm.ppc.mtmsr" => "__builtin_ppc_mtmsr",
3988     "llvm.ppc.mulf128.round.to.odd" => "__builtin_mulf128_round_to_odd",
3989     "llvm.ppc.mulhd" => "__builtin_ppc_mulhd",
3990     "llvm.ppc.mulhdu" => "__builtin_ppc_mulhdu",
3991     "llvm.ppc.mulhw" => "__builtin_ppc_mulhw",
3992     "llvm.ppc.mulhwu" => "__builtin_ppc_mulhwu",
3993     "llvm.ppc.pack.longdouble" => "__builtin_pack_longdouble",
3994     "llvm.ppc.pdepd" => "__builtin_pdepd",
3995     "llvm.ppc.pextd" => "__builtin_pextd",
3996     "llvm.ppc.qpx.qvfabs" => "__builtin_qpx_qvfabs",
3997     "llvm.ppc.qpx.qvfadd" => "__builtin_qpx_qvfadd",
3998     "llvm.ppc.qpx.qvfadds" => "__builtin_qpx_qvfadds",
3999     "llvm.ppc.qpx.qvfcfid" => "__builtin_qpx_qvfcfid",
4000     "llvm.ppc.qpx.qvfcfids" => "__builtin_qpx_qvfcfids",
4001     "llvm.ppc.qpx.qvfcfidu" => "__builtin_qpx_qvfcfidu",
4002     "llvm.ppc.qpx.qvfcfidus" => "__builtin_qpx_qvfcfidus",
4003     "llvm.ppc.qpx.qvfcmpeq" => "__builtin_qpx_qvfcmpeq",
4004     "llvm.ppc.qpx.qvfcmpgt" => "__builtin_qpx_qvfcmpgt",
4005     "llvm.ppc.qpx.qvfcmplt" => "__builtin_qpx_qvfcmplt",
4006     "llvm.ppc.qpx.qvfcpsgn" => "__builtin_qpx_qvfcpsgn",
4007     "llvm.ppc.qpx.qvfctid" => "__builtin_qpx_qvfctid",
4008     "llvm.ppc.qpx.qvfctidu" => "__builtin_qpx_qvfctidu",
4009     "llvm.ppc.qpx.qvfctiduz" => "__builtin_qpx_qvfctiduz",
4010     "llvm.ppc.qpx.qvfctidz" => "__builtin_qpx_qvfctidz",
4011     "llvm.ppc.qpx.qvfctiw" => "__builtin_qpx_qvfctiw",
4012     "llvm.ppc.qpx.qvfctiwu" => "__builtin_qpx_qvfctiwu",
4013     "llvm.ppc.qpx.qvfctiwuz" => "__builtin_qpx_qvfctiwuz",
4014     "llvm.ppc.qpx.qvfctiwz" => "__builtin_qpx_qvfctiwz",
4015     "llvm.ppc.qpx.qvflogical" => "__builtin_qpx_qvflogical",
4016     "llvm.ppc.qpx.qvfmadd" => "__builtin_qpx_qvfmadd",
4017     "llvm.ppc.qpx.qvfmadds" => "__builtin_qpx_qvfmadds",
4018     "llvm.ppc.qpx.qvfmsub" => "__builtin_qpx_qvfmsub",
4019     "llvm.ppc.qpx.qvfmsubs" => "__builtin_qpx_qvfmsubs",
4020     "llvm.ppc.qpx.qvfmul" => "__builtin_qpx_qvfmul",
4021     "llvm.ppc.qpx.qvfmuls" => "__builtin_qpx_qvfmuls",
4022     "llvm.ppc.qpx.qvfnabs" => "__builtin_qpx_qvfnabs",
4023     "llvm.ppc.qpx.qvfneg" => "__builtin_qpx_qvfneg",
4024     "llvm.ppc.qpx.qvfnmadd" => "__builtin_qpx_qvfnmadd",
4025     "llvm.ppc.qpx.qvfnmadds" => "__builtin_qpx_qvfnmadds",
4026     "llvm.ppc.qpx.qvfnmsub" => "__builtin_qpx_qvfnmsub",
4027     "llvm.ppc.qpx.qvfnmsubs" => "__builtin_qpx_qvfnmsubs",
4028     "llvm.ppc.qpx.qvfperm" => "__builtin_qpx_qvfperm",
4029     "llvm.ppc.qpx.qvfre" => "__builtin_qpx_qvfre",
4030     "llvm.ppc.qpx.qvfres" => "__builtin_qpx_qvfres",
4031     "llvm.ppc.qpx.qvfrim" => "__builtin_qpx_qvfrim",
4032     "llvm.ppc.qpx.qvfrin" => "__builtin_qpx_qvfrin",
4033     "llvm.ppc.qpx.qvfrip" => "__builtin_qpx_qvfrip",
4034     "llvm.ppc.qpx.qvfriz" => "__builtin_qpx_qvfriz",
4035     "llvm.ppc.qpx.qvfrsp" => "__builtin_qpx_qvfrsp",
4036     "llvm.ppc.qpx.qvfrsqrte" => "__builtin_qpx_qvfrsqrte",
4037     "llvm.ppc.qpx.qvfrsqrtes" => "__builtin_qpx_qvfrsqrtes",
4038     "llvm.ppc.qpx.qvfsel" => "__builtin_qpx_qvfsel",
4039     "llvm.ppc.qpx.qvfsub" => "__builtin_qpx_qvfsub",
4040     "llvm.ppc.qpx.qvfsubs" => "__builtin_qpx_qvfsubs",
4041     "llvm.ppc.qpx.qvftstnan" => "__builtin_qpx_qvftstnan",
4042     "llvm.ppc.qpx.qvfxmadd" => "__builtin_qpx_qvfxmadd",
4043     "llvm.ppc.qpx.qvfxmadds" => "__builtin_qpx_qvfxmadds",
4044     "llvm.ppc.qpx.qvfxmul" => "__builtin_qpx_qvfxmul",
4045     "llvm.ppc.qpx.qvfxmuls" => "__builtin_qpx_qvfxmuls",
4046     "llvm.ppc.qpx.qvfxxcpnmadd" => "__builtin_qpx_qvfxxcpnmadd",
4047     "llvm.ppc.qpx.qvfxxcpnmadds" => "__builtin_qpx_qvfxxcpnmadds",
4048     "llvm.ppc.qpx.qvfxxmadd" => "__builtin_qpx_qvfxxmadd",
4049     "llvm.ppc.qpx.qvfxxmadds" => "__builtin_qpx_qvfxxmadds",
4050     "llvm.ppc.qpx.qvfxxnpmadd" => "__builtin_qpx_qvfxxnpmadd",
4051     "llvm.ppc.qpx.qvfxxnpmadds" => "__builtin_qpx_qvfxxnpmadds",
4052     "llvm.ppc.qpx.qvgpci" => "__builtin_qpx_qvgpci",
4053     "llvm.ppc.qpx.qvlfcd" => "__builtin_qpx_qvlfcd",
4054     "llvm.ppc.qpx.qvlfcda" => "__builtin_qpx_qvlfcda",
4055     "llvm.ppc.qpx.qvlfcs" => "__builtin_qpx_qvlfcs",
4056     "llvm.ppc.qpx.qvlfcsa" => "__builtin_qpx_qvlfcsa",
4057     "llvm.ppc.qpx.qvlfd" => "__builtin_qpx_qvlfd",
4058     "llvm.ppc.qpx.qvlfda" => "__builtin_qpx_qvlfda",
4059     "llvm.ppc.qpx.qvlfiwa" => "__builtin_qpx_qvlfiwa",
4060     "llvm.ppc.qpx.qvlfiwaa" => "__builtin_qpx_qvlfiwaa",
4061     "llvm.ppc.qpx.qvlfiwz" => "__builtin_qpx_qvlfiwz",
4062     "llvm.ppc.qpx.qvlfiwza" => "__builtin_qpx_qvlfiwza",
4063     "llvm.ppc.qpx.qvlfs" => "__builtin_qpx_qvlfs",
4064     "llvm.ppc.qpx.qvlfsa" => "__builtin_qpx_qvlfsa",
4065     "llvm.ppc.qpx.qvlpcld" => "__builtin_qpx_qvlpcld",
4066     "llvm.ppc.qpx.qvlpcls" => "__builtin_qpx_qvlpcls",
4067     "llvm.ppc.qpx.qvlpcrd" => "__builtin_qpx_qvlpcrd",
4068     "llvm.ppc.qpx.qvlpcrs" => "__builtin_qpx_qvlpcrs",
4069     "llvm.ppc.qpx.qvstfcd" => "__builtin_qpx_qvstfcd",
4070     "llvm.ppc.qpx.qvstfcda" => "__builtin_qpx_qvstfcda",
4071     "llvm.ppc.qpx.qvstfcs" => "__builtin_qpx_qvstfcs",
4072     "llvm.ppc.qpx.qvstfcsa" => "__builtin_qpx_qvstfcsa",
4073     "llvm.ppc.qpx.qvstfd" => "__builtin_qpx_qvstfd",
4074     "llvm.ppc.qpx.qvstfda" => "__builtin_qpx_qvstfda",
4075     "llvm.ppc.qpx.qvstfiw" => "__builtin_qpx_qvstfiw",
4076     "llvm.ppc.qpx.qvstfiwa" => "__builtin_qpx_qvstfiwa",
4077     "llvm.ppc.qpx.qvstfs" => "__builtin_qpx_qvstfs",
4078     "llvm.ppc.qpx.qvstfsa" => "__builtin_qpx_qvstfsa",
4079     "llvm.ppc.readflm" => "__builtin_readflm",
4080     "llvm.ppc.scalar.extract.expq" => "__builtin_vsx_scalar_extract_expq",
4081     "llvm.ppc.scalar.insert.exp.qp" => "__builtin_vsx_scalar_insert_exp_qp",
4082     "llvm.ppc.set.texasr" => "__builtin_set_texasr",
4083     "llvm.ppc.set.texasru" => "__builtin_set_texasru",
4084     "llvm.ppc.set.tfhar" => "__builtin_set_tfhar",
4085     "llvm.ppc.set.tfiar" => "__builtin_set_tfiar",
4086     "llvm.ppc.setb" => "__builtin_ppc_setb",
4087     "llvm.ppc.setflm" => "__builtin_setflm",
4088     "llvm.ppc.setrnd" => "__builtin_setrnd",
4089     "llvm.ppc.sqrtf128.round.to.odd" => "__builtin_sqrtf128_round_to_odd",
4090     "llvm.ppc.stbcx" => "__builtin_ppc_stbcx",
4091     "llvm.ppc.stdcx" => "__builtin_ppc_stdcx",
4092     "llvm.ppc.stfiw" => "__builtin_ppc_stfiw",
4093     "llvm.ppc.store2r" => "__builtin_ppc_store2r",
4094     "llvm.ppc.store4r" => "__builtin_ppc_store4r",
4095     "llvm.ppc.store8r" => "__builtin_ppc_store8r",
4096     "llvm.ppc.stwcx" => "__builtin_ppc_stwcx",
4097     "llvm.ppc.subf128.round.to.odd" => "__builtin_subf128_round_to_odd",
4098     "llvm.ppc.sync" => "__builtin_ppc_sync",
4099     "llvm.ppc.tabort" => "__builtin_tabort",
4100     "llvm.ppc.tabortdc" => "__builtin_tabortdc",
4101     "llvm.ppc.tabortdci" => "__builtin_tabortdci",
4102     "llvm.ppc.tabortwc" => "__builtin_tabortwc",
4103     "llvm.ppc.tabortwci" => "__builtin_tabortwci",
4104     "llvm.ppc.tbegin" => "__builtin_tbegin",
4105     "llvm.ppc.tcheck" => "__builtin_tcheck",
4106     "llvm.ppc.tdw" => "__builtin_ppc_tdw",
4107     "llvm.ppc.tend" => "__builtin_tend",
4108     "llvm.ppc.tendall" => "__builtin_tendall",
4109     "llvm.ppc.trap" => "__builtin_ppc_trap",
4110     "llvm.ppc.trapd" => "__builtin_ppc_trapd",
4111     "llvm.ppc.trechkpt" => "__builtin_trechkpt",
4112     "llvm.ppc.treclaim" => "__builtin_treclaim",
4113     "llvm.ppc.tresume" => "__builtin_tresume",
4114     "llvm.ppc.truncf128.round.to.odd" => "__builtin_truncf128_round_to_odd",
4115     "llvm.ppc.tsr" => "__builtin_tsr",
4116     "llvm.ppc.tsuspend" => "__builtin_tsuspend",
4117     "llvm.ppc.ttest" => "__builtin_ttest",
4118     "llvm.ppc.tw" => "__builtin_ppc_tw",
4119     "llvm.ppc.unpack.longdouble" => "__builtin_unpack_longdouble",
4120     "llvm.ppc.vsx.xsmaxdp" => "__builtin_vsx_xsmaxdp",
4121     "llvm.ppc.vsx.xsmindp" => "__builtin_vsx_xsmindp",
4122     "llvm.ppc.vsx.xvcmpeqdp" => "__builtin_vsx_xvcmpeqdp",
4123     "llvm.ppc.vsx.xvcmpeqdp.p" => "__builtin_vsx_xvcmpeqdp_p",
4124     "llvm.ppc.vsx.xvcmpeqsp" => "__builtin_vsx_xvcmpeqsp",
4125     "llvm.ppc.vsx.xvcmpeqsp.p" => "__builtin_vsx_xvcmpeqsp_p",
4126     "llvm.ppc.vsx.xvcmpgedp" => "__builtin_vsx_xvcmpgedp",
4127     "llvm.ppc.vsx.xvcmpgedp.p" => "__builtin_vsx_xvcmpgedp_p",
4128     "llvm.ppc.vsx.xvcmpgesp" => "__builtin_vsx_xvcmpgesp",
4129     "llvm.ppc.vsx.xvcmpgesp.p" => "__builtin_vsx_xvcmpgesp_p",
4130     "llvm.ppc.vsx.xvcmpgtdp" => "__builtin_vsx_xvcmpgtdp",
4131     "llvm.ppc.vsx.xvcmpgtdp.p" => "__builtin_vsx_xvcmpgtdp_p",
4132     "llvm.ppc.vsx.xvcmpgtsp" => "__builtin_vsx_xvcmpgtsp",
4133     "llvm.ppc.vsx.xvcmpgtsp.p" => "__builtin_vsx_xvcmpgtsp_p",
4134     "llvm.ppc.vsx.xvcvbf16spn" => "__builtin_vsx_xvcvbf16spn",
4135     "llvm.ppc.vsx.xvcvdpsp" => "__builtin_vsx_xvcvdpsp",
4136     "llvm.ppc.vsx.xvcvdpsxws" => "__builtin_vsx_xvcvdpsxws",
4137     "llvm.ppc.vsx.xvcvdpuxws" => "__builtin_vsx_xvcvdpuxws",
4138     "llvm.ppc.vsx.xvcvhpsp" => "__builtin_vsx_xvcvhpsp",
4139     "llvm.ppc.vsx.xvcvspbf16" => "__builtin_vsx_xvcvspbf16",
4140     "llvm.ppc.vsx.xvcvspdp" => "__builtin_vsx_xvcvspdp",
4141     "llvm.ppc.vsx.xvcvsphp" => "__builtin_vsx_xvcvsphp",
4142     "llvm.ppc.vsx.xvcvspsxds" => "__builtin_vsx_xvcvspsxds",
4143     "llvm.ppc.vsx.xvcvspuxds" => "__builtin_vsx_xvcvspuxds",
4144     "llvm.ppc.vsx.xvcvsxdsp" => "__builtin_vsx_xvcvsxdsp",
4145     "llvm.ppc.vsx.xvcvsxwdp" => "__builtin_vsx_xvcvsxwdp",
4146     "llvm.ppc.vsx.xvcvuxdsp" => "__builtin_vsx_xvcvuxdsp",
4147     "llvm.ppc.vsx.xvcvuxwdp" => "__builtin_vsx_xvcvuxwdp",
4148     "llvm.ppc.vsx.xvdivdp" => "__builtin_vsx_xvdivdp",
4149     "llvm.ppc.vsx.xvdivsp" => "__builtin_vsx_xvdivsp",
4150     "llvm.ppc.vsx.xviexpdp" => "__builtin_vsx_xviexpdp",
4151     "llvm.ppc.vsx.xviexpsp" => "__builtin_vsx_xviexpsp",
4152     "llvm.ppc.vsx.xvmaxdp" => "__builtin_vsx_xvmaxdp",
4153     "llvm.ppc.vsx.xvmaxsp" => "__builtin_vsx_xvmaxsp",
4154     "llvm.ppc.vsx.xvmindp" => "__builtin_vsx_xvmindp",
4155     "llvm.ppc.vsx.xvminsp" => "__builtin_vsx_xvminsp",
4156     "llvm.ppc.vsx.xvredp" => "__builtin_vsx_xvredp",
4157     "llvm.ppc.vsx.xvresp" => "__builtin_vsx_xvresp",
4158     "llvm.ppc.vsx.xvrsqrtedp" => "__builtin_vsx_xvrsqrtedp",
4159     "llvm.ppc.vsx.xvrsqrtesp" => "__builtin_vsx_xvrsqrtesp",
4160     "llvm.ppc.vsx.xvtdivdp" => "__builtin_vsx_xvtdivdp",
4161     "llvm.ppc.vsx.xvtdivsp" => "__builtin_vsx_xvtdivsp",
4162     "llvm.ppc.vsx.xvtlsbb" => "__builtin_vsx_xvtlsbb",
4163     "llvm.ppc.vsx.xvtsqrtdp" => "__builtin_vsx_xvtsqrtdp",
4164     "llvm.ppc.vsx.xvtsqrtsp" => "__builtin_vsx_xvtsqrtsp",
4165     "llvm.ppc.vsx.xvtstdcdp" => "__builtin_vsx_xvtstdcdp",
4166     "llvm.ppc.vsx.xvtstdcsp" => "__builtin_vsx_xvtstdcsp",
4167     "llvm.ppc.vsx.xvxexpdp" => "__builtin_vsx_xvxexpdp",
4168     "llvm.ppc.vsx.xvxexpsp" => "__builtin_vsx_xvxexpsp",
4169     "llvm.ppc.vsx.xvxsigdp" => "__builtin_vsx_xvxsigdp",
4170     "llvm.ppc.vsx.xvxsigsp" => "__builtin_vsx_xvxsigsp",
4171     "llvm.ppc.vsx.xxblendvb" => "__builtin_vsx_xxblendvb",
4172     "llvm.ppc.vsx.xxblendvd" => "__builtin_vsx_xxblendvd",
4173     "llvm.ppc.vsx.xxblendvh" => "__builtin_vsx_xxblendvh",
4174     "llvm.ppc.vsx.xxblendvw" => "__builtin_vsx_xxblendvw",
4175     "llvm.ppc.vsx.xxeval" => "__builtin_vsx_xxeval",
4176     "llvm.ppc.vsx.xxextractuw" => "__builtin_vsx_xxextractuw",
4177     "llvm.ppc.vsx.xxgenpcvbm" => "__builtin_vsx_xxgenpcvbm",
4178     "llvm.ppc.vsx.xxgenpcvdm" => "__builtin_vsx_xxgenpcvdm",
4179     "llvm.ppc.vsx.xxgenpcvhm" => "__builtin_vsx_xxgenpcvhm",
4180     "llvm.ppc.vsx.xxgenpcvwm" => "__builtin_vsx_xxgenpcvwm",
4181     "llvm.ppc.vsx.xxinsertw" => "__builtin_vsx_xxinsertw",
4182     "llvm.ppc.vsx.xxleqv" => "__builtin_vsx_xxleqv",
4183     "llvm.ppc.vsx.xxpermx" => "__builtin_vsx_xxpermx",
4184     // ptx
4185     "llvm.ptx.bar.sync" => "__builtin_ptx_bar_sync",
4186     "llvm.ptx.read.clock" => "__builtin_ptx_read_clock",
4187     "llvm.ptx.read.clock64" => "__builtin_ptx_read_clock64",
4188     "llvm.ptx.read.gridid" => "__builtin_ptx_read_gridid",
4189     "llvm.ptx.read.laneid" => "__builtin_ptx_read_laneid",
4190     "llvm.ptx.read.lanemask.eq" => "__builtin_ptx_read_lanemask_eq",
4191     "llvm.ptx.read.lanemask.ge" => "__builtin_ptx_read_lanemask_ge",
4192     "llvm.ptx.read.lanemask.gt" => "__builtin_ptx_read_lanemask_gt",
4193     "llvm.ptx.read.lanemask.le" => "__builtin_ptx_read_lanemask_le",
4194     "llvm.ptx.read.lanemask.lt" => "__builtin_ptx_read_lanemask_lt",
4195     "llvm.ptx.read.nsmid" => "__builtin_ptx_read_nsmid",
4196     "llvm.ptx.read.nwarpid" => "__builtin_ptx_read_nwarpid",
4197     "llvm.ptx.read.pm0" => "__builtin_ptx_read_pm0",
4198     "llvm.ptx.read.pm1" => "__builtin_ptx_read_pm1",
4199     "llvm.ptx.read.pm2" => "__builtin_ptx_read_pm2",
4200     "llvm.ptx.read.pm3" => "__builtin_ptx_read_pm3",
4201     "llvm.ptx.read.smid" => "__builtin_ptx_read_smid",
4202     "llvm.ptx.read.warpid" => "__builtin_ptx_read_warpid",
4203     // r600
4204     "llvm.r600.group.barrier" => "__builtin_r600_group_barrier",
4205     "llvm.r600.implicitarg.ptr" => "__builtin_r600_implicitarg_ptr",
4206     "llvm.r600.rat.store.typed" => "__builtin_r600_rat_store_typed",
4207     "llvm.r600.read.global.size.x" => "__builtin_r600_read_global_size_x",
4208     "llvm.r600.read.global.size.y" => "__builtin_r600_read_global_size_y",
4209     "llvm.r600.read.global.size.z" => "__builtin_r600_read_global_size_z",
4210     "llvm.r600.read.ngroups.x" => "__builtin_r600_read_ngroups_x",
4211     "llvm.r600.read.ngroups.y" => "__builtin_r600_read_ngroups_y",
4212     "llvm.r600.read.ngroups.z" => "__builtin_r600_read_ngroups_z",
4213     "llvm.r600.read.tgid.x" => "__builtin_r600_read_tgid_x",
4214     "llvm.r600.read.tgid.y" => "__builtin_r600_read_tgid_y",
4215     "llvm.r600.read.tgid.z" => "__builtin_r600_read_tgid_z",
4216     // s390
4217     "llvm.s390.efpc" => "__builtin_s390_efpc",
4218     "llvm.s390.etnd" => "__builtin_tx_nesting_depth",
4219     "llvm.s390.lcbb" => "__builtin_s390_lcbb",
4220     "llvm.s390.ppa.txassist" => "__builtin_tx_assist",
4221     "llvm.s390.sfpc" => "__builtin_s390_sfpc",
4222     "llvm.s390.tend" => "__builtin_tend",
4223     "llvm.s390.vaccb" => "__builtin_s390_vaccb",
4224     "llvm.s390.vacccq" => "__builtin_s390_vacccq",
4225     "llvm.s390.vaccf" => "__builtin_s390_vaccf",
4226     "llvm.s390.vaccg" => "__builtin_s390_vaccg",
4227     "llvm.s390.vacch" => "__builtin_s390_vacch",
4228     "llvm.s390.vaccq" => "__builtin_s390_vaccq",
4229     "llvm.s390.vacq" => "__builtin_s390_vacq",
4230     "llvm.s390.vaq" => "__builtin_s390_vaq",
4231     "llvm.s390.vavgb" => "__builtin_s390_vavgb",
4232     "llvm.s390.vavgf" => "__builtin_s390_vavgf",
4233     "llvm.s390.vavgg" => "__builtin_s390_vavgg",
4234     "llvm.s390.vavgh" => "__builtin_s390_vavgh",
4235     "llvm.s390.vavglb" => "__builtin_s390_vavglb",
4236     "llvm.s390.vavglf" => "__builtin_s390_vavglf",
4237     "llvm.s390.vavglg" => "__builtin_s390_vavglg",
4238     "llvm.s390.vavglh" => "__builtin_s390_vavglh",
4239     "llvm.s390.vbperm" => "__builtin_s390_vbperm",
4240     "llvm.s390.vcfn" => "__builtin_s390_vcfn",
4241     "llvm.s390.vcksm" => "__builtin_s390_vcksm",
4242     "llvm.s390.vclfnhs" => "__builtin_s390_vclfnhs",
4243     "llvm.s390.vclfnls" => "__builtin_s390_vclfnls",
4244     "llvm.s390.vcnf" => "__builtin_s390_vcnf",
4245     "llvm.s390.vcrnfs" => "__builtin_s390_vcrnfs",
4246     "llvm.s390.verimb" => "__builtin_s390_verimb",
4247     "llvm.s390.verimf" => "__builtin_s390_verimf",
4248     "llvm.s390.verimg" => "__builtin_s390_verimg",
4249     "llvm.s390.verimh" => "__builtin_s390_verimh",
4250     "llvm.s390.verllb" => "__builtin_s390_verllb",
4251     "llvm.s390.verllf" => "__builtin_s390_verllf",
4252     "llvm.s390.verllg" => "__builtin_s390_verllg",
4253     "llvm.s390.verllh" => "__builtin_s390_verllh",
4254     "llvm.s390.verllvb" => "__builtin_s390_verllvb",
4255     "llvm.s390.verllvf" => "__builtin_s390_verllvf",
4256     "llvm.s390.verllvg" => "__builtin_s390_verllvg",
4257     "llvm.s390.verllvh" => "__builtin_s390_verllvh",
4258     "llvm.s390.vfaeb" => "__builtin_s390_vfaeb",
4259     "llvm.s390.vfaef" => "__builtin_s390_vfaef",
4260     "llvm.s390.vfaeh" => "__builtin_s390_vfaeh",
4261     "llvm.s390.vfaezb" => "__builtin_s390_vfaezb",
4262     "llvm.s390.vfaezf" => "__builtin_s390_vfaezf",
4263     "llvm.s390.vfaezh" => "__builtin_s390_vfaezh",
4264     "llvm.s390.vfeeb" => "__builtin_s390_vfeeb",
4265     "llvm.s390.vfeef" => "__builtin_s390_vfeef",
4266     "llvm.s390.vfeeh" => "__builtin_s390_vfeeh",
4267     "llvm.s390.vfeezb" => "__builtin_s390_vfeezb",
4268     "llvm.s390.vfeezf" => "__builtin_s390_vfeezf",
4269     "llvm.s390.vfeezh" => "__builtin_s390_vfeezh",
4270     "llvm.s390.vfeneb" => "__builtin_s390_vfeneb",
4271     "llvm.s390.vfenef" => "__builtin_s390_vfenef",
4272     "llvm.s390.vfeneh" => "__builtin_s390_vfeneh",
4273     "llvm.s390.vfenezb" => "__builtin_s390_vfenezb",
4274     "llvm.s390.vfenezf" => "__builtin_s390_vfenezf",
4275     "llvm.s390.vfenezh" => "__builtin_s390_vfenezh",
4276     "llvm.s390.vgfmab" => "__builtin_s390_vgfmab",
4277     "llvm.s390.vgfmaf" => "__builtin_s390_vgfmaf",
4278     "llvm.s390.vgfmag" => "__builtin_s390_vgfmag",
4279     "llvm.s390.vgfmah" => "__builtin_s390_vgfmah",
4280     "llvm.s390.vgfmb" => "__builtin_s390_vgfmb",
4281     "llvm.s390.vgfmf" => "__builtin_s390_vgfmf",
4282     "llvm.s390.vgfmg" => "__builtin_s390_vgfmg",
4283     "llvm.s390.vgfmh" => "__builtin_s390_vgfmh",
4284     "llvm.s390.vistrb" => "__builtin_s390_vistrb",
4285     "llvm.s390.vistrf" => "__builtin_s390_vistrf",
4286     "llvm.s390.vistrh" => "__builtin_s390_vistrh",
4287     "llvm.s390.vlbb" => "__builtin_s390_vlbb",
4288     "llvm.s390.vll" => "__builtin_s390_vll",
4289     "llvm.s390.vlrl" => "__builtin_s390_vlrl",
4290     "llvm.s390.vmaeb" => "__builtin_s390_vmaeb",
4291     "llvm.s390.vmaef" => "__builtin_s390_vmaef",
4292     "llvm.s390.vmaeh" => "__builtin_s390_vmaeh",
4293     "llvm.s390.vmahb" => "__builtin_s390_vmahb",
4294     "llvm.s390.vmahf" => "__builtin_s390_vmahf",
4295     "llvm.s390.vmahh" => "__builtin_s390_vmahh",
4296     "llvm.s390.vmaleb" => "__builtin_s390_vmaleb",
4297     "llvm.s390.vmalef" => "__builtin_s390_vmalef",
4298     "llvm.s390.vmaleh" => "__builtin_s390_vmaleh",
4299     "llvm.s390.vmalhb" => "__builtin_s390_vmalhb",
4300     "llvm.s390.vmalhf" => "__builtin_s390_vmalhf",
4301     "llvm.s390.vmalhh" => "__builtin_s390_vmalhh",
4302     "llvm.s390.vmalob" => "__builtin_s390_vmalob",
4303     "llvm.s390.vmalof" => "__builtin_s390_vmalof",
4304     "llvm.s390.vmaloh" => "__builtin_s390_vmaloh",
4305     "llvm.s390.vmaob" => "__builtin_s390_vmaob",
4306     "llvm.s390.vmaof" => "__builtin_s390_vmaof",
4307     "llvm.s390.vmaoh" => "__builtin_s390_vmaoh",
4308     "llvm.s390.vmeb" => "__builtin_s390_vmeb",
4309     "llvm.s390.vmef" => "__builtin_s390_vmef",
4310     "llvm.s390.vmeh" => "__builtin_s390_vmeh",
4311     "llvm.s390.vmhb" => "__builtin_s390_vmhb",
4312     "llvm.s390.vmhf" => "__builtin_s390_vmhf",
4313     "llvm.s390.vmhh" => "__builtin_s390_vmhh",
4314     "llvm.s390.vmleb" => "__builtin_s390_vmleb",
4315     "llvm.s390.vmlef" => "__builtin_s390_vmlef",
4316     "llvm.s390.vmleh" => "__builtin_s390_vmleh",
4317     "llvm.s390.vmlhb" => "__builtin_s390_vmlhb",
4318     "llvm.s390.vmlhf" => "__builtin_s390_vmlhf",
4319     "llvm.s390.vmlhh" => "__builtin_s390_vmlhh",
4320     "llvm.s390.vmlob" => "__builtin_s390_vmlob",
4321     "llvm.s390.vmlof" => "__builtin_s390_vmlof",
4322     "llvm.s390.vmloh" => "__builtin_s390_vmloh",
4323     "llvm.s390.vmob" => "__builtin_s390_vmob",
4324     "llvm.s390.vmof" => "__builtin_s390_vmof",
4325     "llvm.s390.vmoh" => "__builtin_s390_vmoh",
4326     "llvm.s390.vmslg" => "__builtin_s390_vmslg",
4327     "llvm.s390.vpdi" => "__builtin_s390_vpdi",
4328     "llvm.s390.vperm" => "__builtin_s390_vperm",
4329     "llvm.s390.vpklsf" => "__builtin_s390_vpklsf",
4330     "llvm.s390.vpklsg" => "__builtin_s390_vpklsg",
4331     "llvm.s390.vpklsh" => "__builtin_s390_vpklsh",
4332     "llvm.s390.vpksf" => "__builtin_s390_vpksf",
4333     "llvm.s390.vpksg" => "__builtin_s390_vpksg",
4334     "llvm.s390.vpksh" => "__builtin_s390_vpksh",
4335     "llvm.s390.vsbcbiq" => "__builtin_s390_vsbcbiq",
4336     "llvm.s390.vsbiq" => "__builtin_s390_vsbiq",
4337     "llvm.s390.vscbib" => "__builtin_s390_vscbib",
4338     "llvm.s390.vscbif" => "__builtin_s390_vscbif",
4339     "llvm.s390.vscbig" => "__builtin_s390_vscbig",
4340     "llvm.s390.vscbih" => "__builtin_s390_vscbih",
4341     "llvm.s390.vscbiq" => "__builtin_s390_vscbiq",
4342     "llvm.s390.vsl" => "__builtin_s390_vsl",
4343     "llvm.s390.vslb" => "__builtin_s390_vslb",
4344     "llvm.s390.vsld" => "__builtin_s390_vsld",
4345     "llvm.s390.vsldb" => "__builtin_s390_vsldb",
4346     "llvm.s390.vsq" => "__builtin_s390_vsq",
4347     "llvm.s390.vsra" => "__builtin_s390_vsra",
4348     "llvm.s390.vsrab" => "__builtin_s390_vsrab",
4349     "llvm.s390.vsrd" => "__builtin_s390_vsrd",
4350     "llvm.s390.vsrl" => "__builtin_s390_vsrl",
4351     "llvm.s390.vsrlb" => "__builtin_s390_vsrlb",
4352     "llvm.s390.vstl" => "__builtin_s390_vstl",
4353     "llvm.s390.vstrcb" => "__builtin_s390_vstrcb",
4354     "llvm.s390.vstrcf" => "__builtin_s390_vstrcf",
4355     "llvm.s390.vstrch" => "__builtin_s390_vstrch",
4356     "llvm.s390.vstrczb" => "__builtin_s390_vstrczb",
4357     "llvm.s390.vstrczf" => "__builtin_s390_vstrczf",
4358     "llvm.s390.vstrczh" => "__builtin_s390_vstrczh",
4359     "llvm.s390.vstrl" => "__builtin_s390_vstrl",
4360     "llvm.s390.vsumb" => "__builtin_s390_vsumb",
4361     "llvm.s390.vsumgf" => "__builtin_s390_vsumgf",
4362     "llvm.s390.vsumgh" => "__builtin_s390_vsumgh",
4363     "llvm.s390.vsumh" => "__builtin_s390_vsumh",
4364     "llvm.s390.vsumqf" => "__builtin_s390_vsumqf",
4365     "llvm.s390.vsumqg" => "__builtin_s390_vsumqg",
4366     "llvm.s390.vtm" => "__builtin_s390_vtm",
4367     "llvm.s390.vuphb" => "__builtin_s390_vuphb",
4368     "llvm.s390.vuphf" => "__builtin_s390_vuphf",
4369     "llvm.s390.vuphh" => "__builtin_s390_vuphh",
4370     "llvm.s390.vuplb" => "__builtin_s390_vuplb",
4371     "llvm.s390.vuplf" => "__builtin_s390_vuplf",
4372     "llvm.s390.vuplhb" => "__builtin_s390_vuplhb",
4373     "llvm.s390.vuplhf" => "__builtin_s390_vuplhf",
4374     "llvm.s390.vuplhh" => "__builtin_s390_vuplhh",
4375     "llvm.s390.vuplhw" => "__builtin_s390_vuplhw",
4376     "llvm.s390.vupllb" => "__builtin_s390_vupllb",
4377     "llvm.s390.vupllf" => "__builtin_s390_vupllf",
4378     "llvm.s390.vupllh" => "__builtin_s390_vupllh",
4379     // ve
4380     "llvm.ve.vl.andm.MMM" => "__builtin_ve_vl_andm_MMM",
4381     "llvm.ve.vl.andm.mmm" => "__builtin_ve_vl_andm_mmm",
4382     "llvm.ve.vl.eqvm.MMM" => "__builtin_ve_vl_eqvm_MMM",
4383     "llvm.ve.vl.eqvm.mmm" => "__builtin_ve_vl_eqvm_mmm",
4384     "llvm.ve.vl.extract.vm512l" => "__builtin_ve_vl_extract_vm512l",
4385     "llvm.ve.vl.extract.vm512u" => "__builtin_ve_vl_extract_vm512u",
4386     "llvm.ve.vl.fencec.s" => "__builtin_ve_vl_fencec_s",
4387     "llvm.ve.vl.fencei" => "__builtin_ve_vl_fencei",
4388     "llvm.ve.vl.fencem.s" => "__builtin_ve_vl_fencem_s",
4389     "llvm.ve.vl.fidcr.sss" => "__builtin_ve_vl_fidcr_sss",
4390     "llvm.ve.vl.insert.vm512l" => "__builtin_ve_vl_insert_vm512l",
4391     "llvm.ve.vl.insert.vm512u" => "__builtin_ve_vl_insert_vm512u",
4392     "llvm.ve.vl.lcr.sss" => "__builtin_ve_vl_lcr_sss",
4393     "llvm.ve.vl.lsv.vvss" => "__builtin_ve_vl_lsv_vvss",
4394     "llvm.ve.vl.lvm.MMss" => "__builtin_ve_vl_lvm_MMss",
4395     "llvm.ve.vl.lvm.mmss" => "__builtin_ve_vl_lvm_mmss",
4396     "llvm.ve.vl.lvsd.svs" => "__builtin_ve_vl_lvsd_svs",
4397     "llvm.ve.vl.lvsl.svs" => "__builtin_ve_vl_lvsl_svs",
4398     "llvm.ve.vl.lvss.svs" => "__builtin_ve_vl_lvss_svs",
4399     "llvm.ve.vl.lzvm.sml" => "__builtin_ve_vl_lzvm_sml",
4400     "llvm.ve.vl.negm.MM" => "__builtin_ve_vl_negm_MM",
4401     "llvm.ve.vl.negm.mm" => "__builtin_ve_vl_negm_mm",
4402     "llvm.ve.vl.nndm.MMM" => "__builtin_ve_vl_nndm_MMM",
4403     "llvm.ve.vl.nndm.mmm" => "__builtin_ve_vl_nndm_mmm",
4404     "llvm.ve.vl.orm.MMM" => "__builtin_ve_vl_orm_MMM",
4405     "llvm.ve.vl.orm.mmm" => "__builtin_ve_vl_orm_mmm",
4406     "llvm.ve.vl.pack.f32a" => "__builtin_ve_vl_pack_f32a",
4407     "llvm.ve.vl.pack.f32p" => "__builtin_ve_vl_pack_f32p",
4408     "llvm.ve.vl.pcvm.sml" => "__builtin_ve_vl_pcvm_sml",
4409     "llvm.ve.vl.pfchv.ssl" => "__builtin_ve_vl_pfchv_ssl",
4410     "llvm.ve.vl.pfchvnc.ssl" => "__builtin_ve_vl_pfchvnc_ssl",
4411     "llvm.ve.vl.pvadds.vsvMvl" => "__builtin_ve_vl_pvadds_vsvMvl",
4412     "llvm.ve.vl.pvadds.vsvl" => "__builtin_ve_vl_pvadds_vsvl",
4413     "llvm.ve.vl.pvadds.vsvvl" => "__builtin_ve_vl_pvadds_vsvvl",
4414     "llvm.ve.vl.pvadds.vvvMvl" => "__builtin_ve_vl_pvadds_vvvMvl",
4415     "llvm.ve.vl.pvadds.vvvl" => "__builtin_ve_vl_pvadds_vvvl",
4416     "llvm.ve.vl.pvadds.vvvvl" => "__builtin_ve_vl_pvadds_vvvvl",
4417     "llvm.ve.vl.pvaddu.vsvMvl" => "__builtin_ve_vl_pvaddu_vsvMvl",
4418     "llvm.ve.vl.pvaddu.vsvl" => "__builtin_ve_vl_pvaddu_vsvl",
4419     "llvm.ve.vl.pvaddu.vsvvl" => "__builtin_ve_vl_pvaddu_vsvvl",
4420     "llvm.ve.vl.pvaddu.vvvMvl" => "__builtin_ve_vl_pvaddu_vvvMvl",
4421     "llvm.ve.vl.pvaddu.vvvl" => "__builtin_ve_vl_pvaddu_vvvl",
4422     "llvm.ve.vl.pvaddu.vvvvl" => "__builtin_ve_vl_pvaddu_vvvvl",
4423     "llvm.ve.vl.pvand.vsvMvl" => "__builtin_ve_vl_pvand_vsvMvl",
4424     "llvm.ve.vl.pvand.vsvl" => "__builtin_ve_vl_pvand_vsvl",
4425     "llvm.ve.vl.pvand.vsvvl" => "__builtin_ve_vl_pvand_vsvvl",
4426     "llvm.ve.vl.pvand.vvvMvl" => "__builtin_ve_vl_pvand_vvvMvl",
4427     "llvm.ve.vl.pvand.vvvl" => "__builtin_ve_vl_pvand_vvvl",
4428     "llvm.ve.vl.pvand.vvvvl" => "__builtin_ve_vl_pvand_vvvvl",
4429     "llvm.ve.vl.pvbrd.vsMvl" => "__builtin_ve_vl_pvbrd_vsMvl",
4430     "llvm.ve.vl.pvbrd.vsl" => "__builtin_ve_vl_pvbrd_vsl",
4431     "llvm.ve.vl.pvbrd.vsvl" => "__builtin_ve_vl_pvbrd_vsvl",
4432     "llvm.ve.vl.pvbrv.vvMvl" => "__builtin_ve_vl_pvbrv_vvMvl",
4433     "llvm.ve.vl.pvbrv.vvl" => "__builtin_ve_vl_pvbrv_vvl",
4434     "llvm.ve.vl.pvbrv.vvvl" => "__builtin_ve_vl_pvbrv_vvvl",
4435     "llvm.ve.vl.pvbrvlo.vvl" => "__builtin_ve_vl_pvbrvlo_vvl",
4436     "llvm.ve.vl.pvbrvlo.vvmvl" => "__builtin_ve_vl_pvbrvlo_vvmvl",
4437     "llvm.ve.vl.pvbrvlo.vvvl" => "__builtin_ve_vl_pvbrvlo_vvvl",
4438     "llvm.ve.vl.pvbrvup.vvl" => "__builtin_ve_vl_pvbrvup_vvl",
4439     "llvm.ve.vl.pvbrvup.vvmvl" => "__builtin_ve_vl_pvbrvup_vvmvl",
4440     "llvm.ve.vl.pvbrvup.vvvl" => "__builtin_ve_vl_pvbrvup_vvvl",
4441     "llvm.ve.vl.pvcmps.vsvMvl" => "__builtin_ve_vl_pvcmps_vsvMvl",
4442     "llvm.ve.vl.pvcmps.vsvl" => "__builtin_ve_vl_pvcmps_vsvl",
4443     "llvm.ve.vl.pvcmps.vsvvl" => "__builtin_ve_vl_pvcmps_vsvvl",
4444     "llvm.ve.vl.pvcmps.vvvMvl" => "__builtin_ve_vl_pvcmps_vvvMvl",
4445     "llvm.ve.vl.pvcmps.vvvl" => "__builtin_ve_vl_pvcmps_vvvl",
4446     "llvm.ve.vl.pvcmps.vvvvl" => "__builtin_ve_vl_pvcmps_vvvvl",
4447     "llvm.ve.vl.pvcmpu.vsvMvl" => "__builtin_ve_vl_pvcmpu_vsvMvl",
4448     "llvm.ve.vl.pvcmpu.vsvl" => "__builtin_ve_vl_pvcmpu_vsvl",
4449     "llvm.ve.vl.pvcmpu.vsvvl" => "__builtin_ve_vl_pvcmpu_vsvvl",
4450     "llvm.ve.vl.pvcmpu.vvvMvl" => "__builtin_ve_vl_pvcmpu_vvvMvl",
4451     "llvm.ve.vl.pvcmpu.vvvl" => "__builtin_ve_vl_pvcmpu_vvvl",
4452     "llvm.ve.vl.pvcmpu.vvvvl" => "__builtin_ve_vl_pvcmpu_vvvvl",
4453     "llvm.ve.vl.pvcvtsw.vvl" => "__builtin_ve_vl_pvcvtsw_vvl",
4454     "llvm.ve.vl.pvcvtsw.vvvl" => "__builtin_ve_vl_pvcvtsw_vvvl",
4455     "llvm.ve.vl.pvcvtws.vvMvl" => "__builtin_ve_vl_pvcvtws_vvMvl",
4456     "llvm.ve.vl.pvcvtws.vvl" => "__builtin_ve_vl_pvcvtws_vvl",
4457     "llvm.ve.vl.pvcvtws.vvvl" => "__builtin_ve_vl_pvcvtws_vvvl",
4458     "llvm.ve.vl.pvcvtwsrz.vvMvl" => "__builtin_ve_vl_pvcvtwsrz_vvMvl",
4459     "llvm.ve.vl.pvcvtwsrz.vvl" => "__builtin_ve_vl_pvcvtwsrz_vvl",
4460     "llvm.ve.vl.pvcvtwsrz.vvvl" => "__builtin_ve_vl_pvcvtwsrz_vvvl",
4461     "llvm.ve.vl.pveqv.vsvMvl" => "__builtin_ve_vl_pveqv_vsvMvl",
4462     "llvm.ve.vl.pveqv.vsvl" => "__builtin_ve_vl_pveqv_vsvl",
4463     "llvm.ve.vl.pveqv.vsvvl" => "__builtin_ve_vl_pveqv_vsvvl",
4464     "llvm.ve.vl.pveqv.vvvMvl" => "__builtin_ve_vl_pveqv_vvvMvl",
4465     "llvm.ve.vl.pveqv.vvvl" => "__builtin_ve_vl_pveqv_vvvl",
4466     "llvm.ve.vl.pveqv.vvvvl" => "__builtin_ve_vl_pveqv_vvvvl",
4467     "llvm.ve.vl.pvfadd.vsvMvl" => "__builtin_ve_vl_pvfadd_vsvMvl",
4468     "llvm.ve.vl.pvfadd.vsvl" => "__builtin_ve_vl_pvfadd_vsvl",
4469     "llvm.ve.vl.pvfadd.vsvvl" => "__builtin_ve_vl_pvfadd_vsvvl",
4470     "llvm.ve.vl.pvfadd.vvvMvl" => "__builtin_ve_vl_pvfadd_vvvMvl",
4471     "llvm.ve.vl.pvfadd.vvvl" => "__builtin_ve_vl_pvfadd_vvvl",
4472     "llvm.ve.vl.pvfadd.vvvvl" => "__builtin_ve_vl_pvfadd_vvvvl",
4473     "llvm.ve.vl.pvfcmp.vsvMvl" => "__builtin_ve_vl_pvfcmp_vsvMvl",
4474     "llvm.ve.vl.pvfcmp.vsvl" => "__builtin_ve_vl_pvfcmp_vsvl",
4475     "llvm.ve.vl.pvfcmp.vsvvl" => "__builtin_ve_vl_pvfcmp_vsvvl",
4476     "llvm.ve.vl.pvfcmp.vvvMvl" => "__builtin_ve_vl_pvfcmp_vvvMvl",
4477     "llvm.ve.vl.pvfcmp.vvvl" => "__builtin_ve_vl_pvfcmp_vvvl",
4478     "llvm.ve.vl.pvfcmp.vvvvl" => "__builtin_ve_vl_pvfcmp_vvvvl",
4479     "llvm.ve.vl.pvfmad.vsvvMvl" => "__builtin_ve_vl_pvfmad_vsvvMvl",
4480     "llvm.ve.vl.pvfmad.vsvvl" => "__builtin_ve_vl_pvfmad_vsvvl",
4481     "llvm.ve.vl.pvfmad.vsvvvl" => "__builtin_ve_vl_pvfmad_vsvvvl",
4482     "llvm.ve.vl.pvfmad.vvsvMvl" => "__builtin_ve_vl_pvfmad_vvsvMvl",
4483     "llvm.ve.vl.pvfmad.vvsvl" => "__builtin_ve_vl_pvfmad_vvsvl",
4484     "llvm.ve.vl.pvfmad.vvsvvl" => "__builtin_ve_vl_pvfmad_vvsvvl",
4485     "llvm.ve.vl.pvfmad.vvvvMvl" => "__builtin_ve_vl_pvfmad_vvvvMvl",
4486     "llvm.ve.vl.pvfmad.vvvvl" => "__builtin_ve_vl_pvfmad_vvvvl",
4487     "llvm.ve.vl.pvfmad.vvvvvl" => "__builtin_ve_vl_pvfmad_vvvvvl",
4488     "llvm.ve.vl.pvfmax.vsvMvl" => "__builtin_ve_vl_pvfmax_vsvMvl",
4489     "llvm.ve.vl.pvfmax.vsvl" => "__builtin_ve_vl_pvfmax_vsvl",
4490     "llvm.ve.vl.pvfmax.vsvvl" => "__builtin_ve_vl_pvfmax_vsvvl",
4491     "llvm.ve.vl.pvfmax.vvvMvl" => "__builtin_ve_vl_pvfmax_vvvMvl",
4492     "llvm.ve.vl.pvfmax.vvvl" => "__builtin_ve_vl_pvfmax_vvvl",
4493     "llvm.ve.vl.pvfmax.vvvvl" => "__builtin_ve_vl_pvfmax_vvvvl",
4494     "llvm.ve.vl.pvfmin.vsvMvl" => "__builtin_ve_vl_pvfmin_vsvMvl",
4495     "llvm.ve.vl.pvfmin.vsvl" => "__builtin_ve_vl_pvfmin_vsvl",
4496     "llvm.ve.vl.pvfmin.vsvvl" => "__builtin_ve_vl_pvfmin_vsvvl",
4497     "llvm.ve.vl.pvfmin.vvvMvl" => "__builtin_ve_vl_pvfmin_vvvMvl",
4498     "llvm.ve.vl.pvfmin.vvvl" => "__builtin_ve_vl_pvfmin_vvvl",
4499     "llvm.ve.vl.pvfmin.vvvvl" => "__builtin_ve_vl_pvfmin_vvvvl",
4500     "llvm.ve.vl.pvfmkaf.Ml" => "__builtin_ve_vl_pvfmkaf_Ml",
4501     "llvm.ve.vl.pvfmkat.Ml" => "__builtin_ve_vl_pvfmkat_Ml",
4502     "llvm.ve.vl.pvfmkseq.MvMl" => "__builtin_ve_vl_pvfmkseq_MvMl",
4503     "llvm.ve.vl.pvfmkseq.Mvl" => "__builtin_ve_vl_pvfmkseq_Mvl",
4504     "llvm.ve.vl.pvfmkseqnan.MvMl" => "__builtin_ve_vl_pvfmkseqnan_MvMl",
4505     "llvm.ve.vl.pvfmkseqnan.Mvl" => "__builtin_ve_vl_pvfmkseqnan_Mvl",
4506     "llvm.ve.vl.pvfmksge.MvMl" => "__builtin_ve_vl_pvfmksge_MvMl",
4507     "llvm.ve.vl.pvfmksge.Mvl" => "__builtin_ve_vl_pvfmksge_Mvl",
4508     "llvm.ve.vl.pvfmksgenan.MvMl" => "__builtin_ve_vl_pvfmksgenan_MvMl",
4509     "llvm.ve.vl.pvfmksgenan.Mvl" => "__builtin_ve_vl_pvfmksgenan_Mvl",
4510     "llvm.ve.vl.pvfmksgt.MvMl" => "__builtin_ve_vl_pvfmksgt_MvMl",
4511     "llvm.ve.vl.pvfmksgt.Mvl" => "__builtin_ve_vl_pvfmksgt_Mvl",
4512     "llvm.ve.vl.pvfmksgtnan.MvMl" => "__builtin_ve_vl_pvfmksgtnan_MvMl",
4513     "llvm.ve.vl.pvfmksgtnan.Mvl" => "__builtin_ve_vl_pvfmksgtnan_Mvl",
4514     "llvm.ve.vl.pvfmksle.MvMl" => "__builtin_ve_vl_pvfmksle_MvMl",
4515     "llvm.ve.vl.pvfmksle.Mvl" => "__builtin_ve_vl_pvfmksle_Mvl",
4516     "llvm.ve.vl.pvfmkslenan.MvMl" => "__builtin_ve_vl_pvfmkslenan_MvMl",
4517     "llvm.ve.vl.pvfmkslenan.Mvl" => "__builtin_ve_vl_pvfmkslenan_Mvl",
4518     "llvm.ve.vl.pvfmksloeq.mvl" => "__builtin_ve_vl_pvfmksloeq_mvl",
4519     "llvm.ve.vl.pvfmksloeq.mvml" => "__builtin_ve_vl_pvfmksloeq_mvml",
4520     "llvm.ve.vl.pvfmksloeqnan.mvl" => "__builtin_ve_vl_pvfmksloeqnan_mvl",
4521     "llvm.ve.vl.pvfmksloeqnan.mvml" => "__builtin_ve_vl_pvfmksloeqnan_mvml",
4522     "llvm.ve.vl.pvfmksloge.mvl" => "__builtin_ve_vl_pvfmksloge_mvl",
4523     "llvm.ve.vl.pvfmksloge.mvml" => "__builtin_ve_vl_pvfmksloge_mvml",
4524     "llvm.ve.vl.pvfmkslogenan.mvl" => "__builtin_ve_vl_pvfmkslogenan_mvl",
4525     "llvm.ve.vl.pvfmkslogenan.mvml" => "__builtin_ve_vl_pvfmkslogenan_mvml",
4526     "llvm.ve.vl.pvfmkslogt.mvl" => "__builtin_ve_vl_pvfmkslogt_mvl",
4527     "llvm.ve.vl.pvfmkslogt.mvml" => "__builtin_ve_vl_pvfmkslogt_mvml",
4528     "llvm.ve.vl.pvfmkslogtnan.mvl" => "__builtin_ve_vl_pvfmkslogtnan_mvl",
4529     "llvm.ve.vl.pvfmkslogtnan.mvml" => "__builtin_ve_vl_pvfmkslogtnan_mvml",
4530     "llvm.ve.vl.pvfmkslole.mvl" => "__builtin_ve_vl_pvfmkslole_mvl",
4531     "llvm.ve.vl.pvfmkslole.mvml" => "__builtin_ve_vl_pvfmkslole_mvml",
4532     "llvm.ve.vl.pvfmkslolenan.mvl" => "__builtin_ve_vl_pvfmkslolenan_mvl",
4533     "llvm.ve.vl.pvfmkslolenan.mvml" => "__builtin_ve_vl_pvfmkslolenan_mvml",
4534     "llvm.ve.vl.pvfmkslolt.mvl" => "__builtin_ve_vl_pvfmkslolt_mvl",
4535     "llvm.ve.vl.pvfmkslolt.mvml" => "__builtin_ve_vl_pvfmkslolt_mvml",
4536     "llvm.ve.vl.pvfmksloltnan.mvl" => "__builtin_ve_vl_pvfmksloltnan_mvl",
4537     "llvm.ve.vl.pvfmksloltnan.mvml" => "__builtin_ve_vl_pvfmksloltnan_mvml",
4538     "llvm.ve.vl.pvfmkslonan.mvl" => "__builtin_ve_vl_pvfmkslonan_mvl",
4539     "llvm.ve.vl.pvfmkslonan.mvml" => "__builtin_ve_vl_pvfmkslonan_mvml",
4540     "llvm.ve.vl.pvfmkslone.mvl" => "__builtin_ve_vl_pvfmkslone_mvl",
4541     "llvm.ve.vl.pvfmkslone.mvml" => "__builtin_ve_vl_pvfmkslone_mvml",
4542     "llvm.ve.vl.pvfmkslonenan.mvl" => "__builtin_ve_vl_pvfmkslonenan_mvl",
4543     "llvm.ve.vl.pvfmkslonenan.mvml" => "__builtin_ve_vl_pvfmkslonenan_mvml",
4544     "llvm.ve.vl.pvfmkslonum.mvl" => "__builtin_ve_vl_pvfmkslonum_mvl",
4545     "llvm.ve.vl.pvfmkslonum.mvml" => "__builtin_ve_vl_pvfmkslonum_mvml",
4546     "llvm.ve.vl.pvfmkslt.MvMl" => "__builtin_ve_vl_pvfmkslt_MvMl",
4547     "llvm.ve.vl.pvfmkslt.Mvl" => "__builtin_ve_vl_pvfmkslt_Mvl",
4548     "llvm.ve.vl.pvfmksltnan.MvMl" => "__builtin_ve_vl_pvfmksltnan_MvMl",
4549     "llvm.ve.vl.pvfmksltnan.Mvl" => "__builtin_ve_vl_pvfmksltnan_Mvl",
4550     "llvm.ve.vl.pvfmksnan.MvMl" => "__builtin_ve_vl_pvfmksnan_MvMl",
4551     "llvm.ve.vl.pvfmksnan.Mvl" => "__builtin_ve_vl_pvfmksnan_Mvl",
4552     "llvm.ve.vl.pvfmksne.MvMl" => "__builtin_ve_vl_pvfmksne_MvMl",
4553     "llvm.ve.vl.pvfmksne.Mvl" => "__builtin_ve_vl_pvfmksne_Mvl",
4554     "llvm.ve.vl.pvfmksnenan.MvMl" => "__builtin_ve_vl_pvfmksnenan_MvMl",
4555     "llvm.ve.vl.pvfmksnenan.Mvl" => "__builtin_ve_vl_pvfmksnenan_Mvl",
4556     "llvm.ve.vl.pvfmksnum.MvMl" => "__builtin_ve_vl_pvfmksnum_MvMl",
4557     "llvm.ve.vl.pvfmksnum.Mvl" => "__builtin_ve_vl_pvfmksnum_Mvl",
4558     "llvm.ve.vl.pvfmksupeq.mvl" => "__builtin_ve_vl_pvfmksupeq_mvl",
4559     "llvm.ve.vl.pvfmksupeq.mvml" => "__builtin_ve_vl_pvfmksupeq_mvml",
4560     "llvm.ve.vl.pvfmksupeqnan.mvl" => "__builtin_ve_vl_pvfmksupeqnan_mvl",
4561     "llvm.ve.vl.pvfmksupeqnan.mvml" => "__builtin_ve_vl_pvfmksupeqnan_mvml",
4562     "llvm.ve.vl.pvfmksupge.mvl" => "__builtin_ve_vl_pvfmksupge_mvl",
4563     "llvm.ve.vl.pvfmksupge.mvml" => "__builtin_ve_vl_pvfmksupge_mvml",
4564     "llvm.ve.vl.pvfmksupgenan.mvl" => "__builtin_ve_vl_pvfmksupgenan_mvl",
4565     "llvm.ve.vl.pvfmksupgenan.mvml" => "__builtin_ve_vl_pvfmksupgenan_mvml",
4566     "llvm.ve.vl.pvfmksupgt.mvl" => "__builtin_ve_vl_pvfmksupgt_mvl",
4567     "llvm.ve.vl.pvfmksupgt.mvml" => "__builtin_ve_vl_pvfmksupgt_mvml",
4568     "llvm.ve.vl.pvfmksupgtnan.mvl" => "__builtin_ve_vl_pvfmksupgtnan_mvl",
4569     "llvm.ve.vl.pvfmksupgtnan.mvml" => "__builtin_ve_vl_pvfmksupgtnan_mvml",
4570     "llvm.ve.vl.pvfmksuple.mvl" => "__builtin_ve_vl_pvfmksuple_mvl",
4571     "llvm.ve.vl.pvfmksuple.mvml" => "__builtin_ve_vl_pvfmksuple_mvml",
4572     "llvm.ve.vl.pvfmksuplenan.mvl" => "__builtin_ve_vl_pvfmksuplenan_mvl",
4573     "llvm.ve.vl.pvfmksuplenan.mvml" => "__builtin_ve_vl_pvfmksuplenan_mvml",
4574     "llvm.ve.vl.pvfmksuplt.mvl" => "__builtin_ve_vl_pvfmksuplt_mvl",
4575     "llvm.ve.vl.pvfmksuplt.mvml" => "__builtin_ve_vl_pvfmksuplt_mvml",
4576     "llvm.ve.vl.pvfmksupltnan.mvl" => "__builtin_ve_vl_pvfmksupltnan_mvl",
4577     "llvm.ve.vl.pvfmksupltnan.mvml" => "__builtin_ve_vl_pvfmksupltnan_mvml",
4578     "llvm.ve.vl.pvfmksupnan.mvl" => "__builtin_ve_vl_pvfmksupnan_mvl",
4579     "llvm.ve.vl.pvfmksupnan.mvml" => "__builtin_ve_vl_pvfmksupnan_mvml",
4580     "llvm.ve.vl.pvfmksupne.mvl" => "__builtin_ve_vl_pvfmksupne_mvl",
4581     "llvm.ve.vl.pvfmksupne.mvml" => "__builtin_ve_vl_pvfmksupne_mvml",
4582     "llvm.ve.vl.pvfmksupnenan.mvl" => "__builtin_ve_vl_pvfmksupnenan_mvl",
4583     "llvm.ve.vl.pvfmksupnenan.mvml" => "__builtin_ve_vl_pvfmksupnenan_mvml",
4584     "llvm.ve.vl.pvfmksupnum.mvl" => "__builtin_ve_vl_pvfmksupnum_mvl",
4585     "llvm.ve.vl.pvfmksupnum.mvml" => "__builtin_ve_vl_pvfmksupnum_mvml",
4586     "llvm.ve.vl.pvfmkweq.MvMl" => "__builtin_ve_vl_pvfmkweq_MvMl",
4587     "llvm.ve.vl.pvfmkweq.Mvl" => "__builtin_ve_vl_pvfmkweq_Mvl",
4588     "llvm.ve.vl.pvfmkweqnan.MvMl" => "__builtin_ve_vl_pvfmkweqnan_MvMl",
4589     "llvm.ve.vl.pvfmkweqnan.Mvl" => "__builtin_ve_vl_pvfmkweqnan_Mvl",
4590     "llvm.ve.vl.pvfmkwge.MvMl" => "__builtin_ve_vl_pvfmkwge_MvMl",
4591     "llvm.ve.vl.pvfmkwge.Mvl" => "__builtin_ve_vl_pvfmkwge_Mvl",
4592     "llvm.ve.vl.pvfmkwgenan.MvMl" => "__builtin_ve_vl_pvfmkwgenan_MvMl",
4593     "llvm.ve.vl.pvfmkwgenan.Mvl" => "__builtin_ve_vl_pvfmkwgenan_Mvl",
4594     "llvm.ve.vl.pvfmkwgt.MvMl" => "__builtin_ve_vl_pvfmkwgt_MvMl",
4595     "llvm.ve.vl.pvfmkwgt.Mvl" => "__builtin_ve_vl_pvfmkwgt_Mvl",
4596     "llvm.ve.vl.pvfmkwgtnan.MvMl" => "__builtin_ve_vl_pvfmkwgtnan_MvMl",
4597     "llvm.ve.vl.pvfmkwgtnan.Mvl" => "__builtin_ve_vl_pvfmkwgtnan_Mvl",
4598     "llvm.ve.vl.pvfmkwle.MvMl" => "__builtin_ve_vl_pvfmkwle_MvMl",
4599     "llvm.ve.vl.pvfmkwle.Mvl" => "__builtin_ve_vl_pvfmkwle_Mvl",
4600     "llvm.ve.vl.pvfmkwlenan.MvMl" => "__builtin_ve_vl_pvfmkwlenan_MvMl",
4601     "llvm.ve.vl.pvfmkwlenan.Mvl" => "__builtin_ve_vl_pvfmkwlenan_Mvl",
4602     "llvm.ve.vl.pvfmkwloeq.mvl" => "__builtin_ve_vl_pvfmkwloeq_mvl",
4603     "llvm.ve.vl.pvfmkwloeq.mvml" => "__builtin_ve_vl_pvfmkwloeq_mvml",
4604     "llvm.ve.vl.pvfmkwloeqnan.mvl" => "__builtin_ve_vl_pvfmkwloeqnan_mvl",
4605     "llvm.ve.vl.pvfmkwloeqnan.mvml" => "__builtin_ve_vl_pvfmkwloeqnan_mvml",
4606     "llvm.ve.vl.pvfmkwloge.mvl" => "__builtin_ve_vl_pvfmkwloge_mvl",
4607     "llvm.ve.vl.pvfmkwloge.mvml" => "__builtin_ve_vl_pvfmkwloge_mvml",
4608     "llvm.ve.vl.pvfmkwlogenan.mvl" => "__builtin_ve_vl_pvfmkwlogenan_mvl",
4609     "llvm.ve.vl.pvfmkwlogenan.mvml" => "__builtin_ve_vl_pvfmkwlogenan_mvml",
4610     "llvm.ve.vl.pvfmkwlogt.mvl" => "__builtin_ve_vl_pvfmkwlogt_mvl",
4611     "llvm.ve.vl.pvfmkwlogt.mvml" => "__builtin_ve_vl_pvfmkwlogt_mvml",
4612     "llvm.ve.vl.pvfmkwlogtnan.mvl" => "__builtin_ve_vl_pvfmkwlogtnan_mvl",
4613     "llvm.ve.vl.pvfmkwlogtnan.mvml" => "__builtin_ve_vl_pvfmkwlogtnan_mvml",
4614     "llvm.ve.vl.pvfmkwlole.mvl" => "__builtin_ve_vl_pvfmkwlole_mvl",
4615     "llvm.ve.vl.pvfmkwlole.mvml" => "__builtin_ve_vl_pvfmkwlole_mvml",
4616     "llvm.ve.vl.pvfmkwlolenan.mvl" => "__builtin_ve_vl_pvfmkwlolenan_mvl",
4617     "llvm.ve.vl.pvfmkwlolenan.mvml" => "__builtin_ve_vl_pvfmkwlolenan_mvml",
4618     "llvm.ve.vl.pvfmkwlolt.mvl" => "__builtin_ve_vl_pvfmkwlolt_mvl",
4619     "llvm.ve.vl.pvfmkwlolt.mvml" => "__builtin_ve_vl_pvfmkwlolt_mvml",
4620     "llvm.ve.vl.pvfmkwloltnan.mvl" => "__builtin_ve_vl_pvfmkwloltnan_mvl",
4621     "llvm.ve.vl.pvfmkwloltnan.mvml" => "__builtin_ve_vl_pvfmkwloltnan_mvml",
4622     "llvm.ve.vl.pvfmkwlonan.mvl" => "__builtin_ve_vl_pvfmkwlonan_mvl",
4623     "llvm.ve.vl.pvfmkwlonan.mvml" => "__builtin_ve_vl_pvfmkwlonan_mvml",
4624     "llvm.ve.vl.pvfmkwlone.mvl" => "__builtin_ve_vl_pvfmkwlone_mvl",
4625     "llvm.ve.vl.pvfmkwlone.mvml" => "__builtin_ve_vl_pvfmkwlone_mvml",
4626     "llvm.ve.vl.pvfmkwlonenan.mvl" => "__builtin_ve_vl_pvfmkwlonenan_mvl",
4627     "llvm.ve.vl.pvfmkwlonenan.mvml" => "__builtin_ve_vl_pvfmkwlonenan_mvml",
4628     "llvm.ve.vl.pvfmkwlonum.mvl" => "__builtin_ve_vl_pvfmkwlonum_mvl",
4629     "llvm.ve.vl.pvfmkwlonum.mvml" => "__builtin_ve_vl_pvfmkwlonum_mvml",
4630     "llvm.ve.vl.pvfmkwlt.MvMl" => "__builtin_ve_vl_pvfmkwlt_MvMl",
4631     "llvm.ve.vl.pvfmkwlt.Mvl" => "__builtin_ve_vl_pvfmkwlt_Mvl",
4632     "llvm.ve.vl.pvfmkwltnan.MvMl" => "__builtin_ve_vl_pvfmkwltnan_MvMl",
4633     "llvm.ve.vl.pvfmkwltnan.Mvl" => "__builtin_ve_vl_pvfmkwltnan_Mvl",
4634     "llvm.ve.vl.pvfmkwnan.MvMl" => "__builtin_ve_vl_pvfmkwnan_MvMl",
4635     "llvm.ve.vl.pvfmkwnan.Mvl" => "__builtin_ve_vl_pvfmkwnan_Mvl",
4636     "llvm.ve.vl.pvfmkwne.MvMl" => "__builtin_ve_vl_pvfmkwne_MvMl",
4637     "llvm.ve.vl.pvfmkwne.Mvl" => "__builtin_ve_vl_pvfmkwne_Mvl",
4638     "llvm.ve.vl.pvfmkwnenan.MvMl" => "__builtin_ve_vl_pvfmkwnenan_MvMl",
4639     "llvm.ve.vl.pvfmkwnenan.Mvl" => "__builtin_ve_vl_pvfmkwnenan_Mvl",
4640     "llvm.ve.vl.pvfmkwnum.MvMl" => "__builtin_ve_vl_pvfmkwnum_MvMl",
4641     "llvm.ve.vl.pvfmkwnum.Mvl" => "__builtin_ve_vl_pvfmkwnum_Mvl",
4642     "llvm.ve.vl.pvfmkwupeq.mvl" => "__builtin_ve_vl_pvfmkwupeq_mvl",
4643     "llvm.ve.vl.pvfmkwupeq.mvml" => "__builtin_ve_vl_pvfmkwupeq_mvml",
4644     "llvm.ve.vl.pvfmkwupeqnan.mvl" => "__builtin_ve_vl_pvfmkwupeqnan_mvl",
4645     "llvm.ve.vl.pvfmkwupeqnan.mvml" => "__builtin_ve_vl_pvfmkwupeqnan_mvml",
4646     "llvm.ve.vl.pvfmkwupge.mvl" => "__builtin_ve_vl_pvfmkwupge_mvl",
4647     "llvm.ve.vl.pvfmkwupge.mvml" => "__builtin_ve_vl_pvfmkwupge_mvml",
4648     "llvm.ve.vl.pvfmkwupgenan.mvl" => "__builtin_ve_vl_pvfmkwupgenan_mvl",
4649     "llvm.ve.vl.pvfmkwupgenan.mvml" => "__builtin_ve_vl_pvfmkwupgenan_mvml",
4650     "llvm.ve.vl.pvfmkwupgt.mvl" => "__builtin_ve_vl_pvfmkwupgt_mvl",
4651     "llvm.ve.vl.pvfmkwupgt.mvml" => "__builtin_ve_vl_pvfmkwupgt_mvml",
4652     "llvm.ve.vl.pvfmkwupgtnan.mvl" => "__builtin_ve_vl_pvfmkwupgtnan_mvl",
4653     "llvm.ve.vl.pvfmkwupgtnan.mvml" => "__builtin_ve_vl_pvfmkwupgtnan_mvml",
4654     "llvm.ve.vl.pvfmkwuple.mvl" => "__builtin_ve_vl_pvfmkwuple_mvl",
4655     "llvm.ve.vl.pvfmkwuple.mvml" => "__builtin_ve_vl_pvfmkwuple_mvml",
4656     "llvm.ve.vl.pvfmkwuplenan.mvl" => "__builtin_ve_vl_pvfmkwuplenan_mvl",
4657     "llvm.ve.vl.pvfmkwuplenan.mvml" => "__builtin_ve_vl_pvfmkwuplenan_mvml",
4658     "llvm.ve.vl.pvfmkwuplt.mvl" => "__builtin_ve_vl_pvfmkwuplt_mvl",
4659     "llvm.ve.vl.pvfmkwuplt.mvml" => "__builtin_ve_vl_pvfmkwuplt_mvml",
4660     "llvm.ve.vl.pvfmkwupltnan.mvl" => "__builtin_ve_vl_pvfmkwupltnan_mvl",
4661     "llvm.ve.vl.pvfmkwupltnan.mvml" => "__builtin_ve_vl_pvfmkwupltnan_mvml",
4662     "llvm.ve.vl.pvfmkwupnan.mvl" => "__builtin_ve_vl_pvfmkwupnan_mvl",
4663     "llvm.ve.vl.pvfmkwupnan.mvml" => "__builtin_ve_vl_pvfmkwupnan_mvml",
4664     "llvm.ve.vl.pvfmkwupne.mvl" => "__builtin_ve_vl_pvfmkwupne_mvl",
4665     "llvm.ve.vl.pvfmkwupne.mvml" => "__builtin_ve_vl_pvfmkwupne_mvml",
4666     "llvm.ve.vl.pvfmkwupnenan.mvl" => "__builtin_ve_vl_pvfmkwupnenan_mvl",
4667     "llvm.ve.vl.pvfmkwupnenan.mvml" => "__builtin_ve_vl_pvfmkwupnenan_mvml",
4668     "llvm.ve.vl.pvfmkwupnum.mvl" => "__builtin_ve_vl_pvfmkwupnum_mvl",
4669     "llvm.ve.vl.pvfmkwupnum.mvml" => "__builtin_ve_vl_pvfmkwupnum_mvml",
4670     "llvm.ve.vl.pvfmsb.vsvvMvl" => "__builtin_ve_vl_pvfmsb_vsvvMvl",
4671     "llvm.ve.vl.pvfmsb.vsvvl" => "__builtin_ve_vl_pvfmsb_vsvvl",
4672     "llvm.ve.vl.pvfmsb.vsvvvl" => "__builtin_ve_vl_pvfmsb_vsvvvl",
4673     "llvm.ve.vl.pvfmsb.vvsvMvl" => "__builtin_ve_vl_pvfmsb_vvsvMvl",
4674     "llvm.ve.vl.pvfmsb.vvsvl" => "__builtin_ve_vl_pvfmsb_vvsvl",
4675     "llvm.ve.vl.pvfmsb.vvsvvl" => "__builtin_ve_vl_pvfmsb_vvsvvl",
4676     "llvm.ve.vl.pvfmsb.vvvvMvl" => "__builtin_ve_vl_pvfmsb_vvvvMvl",
4677     "llvm.ve.vl.pvfmsb.vvvvl" => "__builtin_ve_vl_pvfmsb_vvvvl",
4678     "llvm.ve.vl.pvfmsb.vvvvvl" => "__builtin_ve_vl_pvfmsb_vvvvvl",
4679     "llvm.ve.vl.pvfmul.vsvMvl" => "__builtin_ve_vl_pvfmul_vsvMvl",
4680     "llvm.ve.vl.pvfmul.vsvl" => "__builtin_ve_vl_pvfmul_vsvl",
4681     "llvm.ve.vl.pvfmul.vsvvl" => "__builtin_ve_vl_pvfmul_vsvvl",
4682     "llvm.ve.vl.pvfmul.vvvMvl" => "__builtin_ve_vl_pvfmul_vvvMvl",
4683     "llvm.ve.vl.pvfmul.vvvl" => "__builtin_ve_vl_pvfmul_vvvl",
4684     "llvm.ve.vl.pvfmul.vvvvl" => "__builtin_ve_vl_pvfmul_vvvvl",
4685     "llvm.ve.vl.pvfnmad.vsvvMvl" => "__builtin_ve_vl_pvfnmad_vsvvMvl",
4686     "llvm.ve.vl.pvfnmad.vsvvl" => "__builtin_ve_vl_pvfnmad_vsvvl",
4687     "llvm.ve.vl.pvfnmad.vsvvvl" => "__builtin_ve_vl_pvfnmad_vsvvvl",
4688     "llvm.ve.vl.pvfnmad.vvsvMvl" => "__builtin_ve_vl_pvfnmad_vvsvMvl",
4689     "llvm.ve.vl.pvfnmad.vvsvl" => "__builtin_ve_vl_pvfnmad_vvsvl",
4690     "llvm.ve.vl.pvfnmad.vvsvvl" => "__builtin_ve_vl_pvfnmad_vvsvvl",
4691     "llvm.ve.vl.pvfnmad.vvvvMvl" => "__builtin_ve_vl_pvfnmad_vvvvMvl",
4692     "llvm.ve.vl.pvfnmad.vvvvl" => "__builtin_ve_vl_pvfnmad_vvvvl",
4693     "llvm.ve.vl.pvfnmad.vvvvvl" => "__builtin_ve_vl_pvfnmad_vvvvvl",
4694     "llvm.ve.vl.pvfnmsb.vsvvMvl" => "__builtin_ve_vl_pvfnmsb_vsvvMvl",
4695     "llvm.ve.vl.pvfnmsb.vsvvl" => "__builtin_ve_vl_pvfnmsb_vsvvl",
4696     "llvm.ve.vl.pvfnmsb.vsvvvl" => "__builtin_ve_vl_pvfnmsb_vsvvvl",
4697     "llvm.ve.vl.pvfnmsb.vvsvMvl" => "__builtin_ve_vl_pvfnmsb_vvsvMvl",
4698     "llvm.ve.vl.pvfnmsb.vvsvl" => "__builtin_ve_vl_pvfnmsb_vvsvl",
4699     "llvm.ve.vl.pvfnmsb.vvsvvl" => "__builtin_ve_vl_pvfnmsb_vvsvvl",
4700     "llvm.ve.vl.pvfnmsb.vvvvMvl" => "__builtin_ve_vl_pvfnmsb_vvvvMvl",
4701     "llvm.ve.vl.pvfnmsb.vvvvl" => "__builtin_ve_vl_pvfnmsb_vvvvl",
4702     "llvm.ve.vl.pvfnmsb.vvvvvl" => "__builtin_ve_vl_pvfnmsb_vvvvvl",
4703     "llvm.ve.vl.pvfsub.vsvMvl" => "__builtin_ve_vl_pvfsub_vsvMvl",
4704     "llvm.ve.vl.pvfsub.vsvl" => "__builtin_ve_vl_pvfsub_vsvl",
4705     "llvm.ve.vl.pvfsub.vsvvl" => "__builtin_ve_vl_pvfsub_vsvvl",
4706     "llvm.ve.vl.pvfsub.vvvMvl" => "__builtin_ve_vl_pvfsub_vvvMvl",
4707     "llvm.ve.vl.pvfsub.vvvl" => "__builtin_ve_vl_pvfsub_vvvl",
4708     "llvm.ve.vl.pvfsub.vvvvl" => "__builtin_ve_vl_pvfsub_vvvvl",
4709     "llvm.ve.vl.pvldz.vvMvl" => "__builtin_ve_vl_pvldz_vvMvl",
4710     "llvm.ve.vl.pvldz.vvl" => "__builtin_ve_vl_pvldz_vvl",
4711     "llvm.ve.vl.pvldz.vvvl" => "__builtin_ve_vl_pvldz_vvvl",
4712     "llvm.ve.vl.pvldzlo.vvl" => "__builtin_ve_vl_pvldzlo_vvl",
4713     "llvm.ve.vl.pvldzlo.vvmvl" => "__builtin_ve_vl_pvldzlo_vvmvl",
4714     "llvm.ve.vl.pvldzlo.vvvl" => "__builtin_ve_vl_pvldzlo_vvvl",
4715     "llvm.ve.vl.pvldzup.vvl" => "__builtin_ve_vl_pvldzup_vvl",
4716     "llvm.ve.vl.pvldzup.vvmvl" => "__builtin_ve_vl_pvldzup_vvmvl",
4717     "llvm.ve.vl.pvldzup.vvvl" => "__builtin_ve_vl_pvldzup_vvvl",
4718     "llvm.ve.vl.pvmaxs.vsvMvl" => "__builtin_ve_vl_pvmaxs_vsvMvl",
4719     "llvm.ve.vl.pvmaxs.vsvl" => "__builtin_ve_vl_pvmaxs_vsvl",
4720     "llvm.ve.vl.pvmaxs.vsvvl" => "__builtin_ve_vl_pvmaxs_vsvvl",
4721     "llvm.ve.vl.pvmaxs.vvvMvl" => "__builtin_ve_vl_pvmaxs_vvvMvl",
4722     "llvm.ve.vl.pvmaxs.vvvl" => "__builtin_ve_vl_pvmaxs_vvvl",
4723     "llvm.ve.vl.pvmaxs.vvvvl" => "__builtin_ve_vl_pvmaxs_vvvvl",
4724     "llvm.ve.vl.pvmins.vsvMvl" => "__builtin_ve_vl_pvmins_vsvMvl",
4725     "llvm.ve.vl.pvmins.vsvl" => "__builtin_ve_vl_pvmins_vsvl",
4726     "llvm.ve.vl.pvmins.vsvvl" => "__builtin_ve_vl_pvmins_vsvvl",
4727     "llvm.ve.vl.pvmins.vvvMvl" => "__builtin_ve_vl_pvmins_vvvMvl",
4728     "llvm.ve.vl.pvmins.vvvl" => "__builtin_ve_vl_pvmins_vvvl",
4729     "llvm.ve.vl.pvmins.vvvvl" => "__builtin_ve_vl_pvmins_vvvvl",
4730     "llvm.ve.vl.pvor.vsvMvl" => "__builtin_ve_vl_pvor_vsvMvl",
4731     "llvm.ve.vl.pvor.vsvl" => "__builtin_ve_vl_pvor_vsvl",
4732     "llvm.ve.vl.pvor.vsvvl" => "__builtin_ve_vl_pvor_vsvvl",
4733     "llvm.ve.vl.pvor.vvvMvl" => "__builtin_ve_vl_pvor_vvvMvl",
4734     "llvm.ve.vl.pvor.vvvl" => "__builtin_ve_vl_pvor_vvvl",
4735     "llvm.ve.vl.pvor.vvvvl" => "__builtin_ve_vl_pvor_vvvvl",
4736     "llvm.ve.vl.pvpcnt.vvMvl" => "__builtin_ve_vl_pvpcnt_vvMvl",
4737     "llvm.ve.vl.pvpcnt.vvl" => "__builtin_ve_vl_pvpcnt_vvl",
4738     "llvm.ve.vl.pvpcnt.vvvl" => "__builtin_ve_vl_pvpcnt_vvvl",
4739     "llvm.ve.vl.pvpcntlo.vvl" => "__builtin_ve_vl_pvpcntlo_vvl",
4740     "llvm.ve.vl.pvpcntlo.vvmvl" => "__builtin_ve_vl_pvpcntlo_vvmvl",
4741     "llvm.ve.vl.pvpcntlo.vvvl" => "__builtin_ve_vl_pvpcntlo_vvvl",
4742     "llvm.ve.vl.pvpcntup.vvl" => "__builtin_ve_vl_pvpcntup_vvl",
4743     "llvm.ve.vl.pvpcntup.vvmvl" => "__builtin_ve_vl_pvpcntup_vvmvl",
4744     "llvm.ve.vl.pvpcntup.vvvl" => "__builtin_ve_vl_pvpcntup_vvvl",
4745     "llvm.ve.vl.pvrcp.vvl" => "__builtin_ve_vl_pvrcp_vvl",
4746     "llvm.ve.vl.pvrcp.vvvl" => "__builtin_ve_vl_pvrcp_vvvl",
4747     "llvm.ve.vl.pvrsqrt.vvl" => "__builtin_ve_vl_pvrsqrt_vvl",
4748     "llvm.ve.vl.pvrsqrt.vvvl" => "__builtin_ve_vl_pvrsqrt_vvvl",
4749     "llvm.ve.vl.pvrsqrtnex.vvl" => "__builtin_ve_vl_pvrsqrtnex_vvl",
4750     "llvm.ve.vl.pvrsqrtnex.vvvl" => "__builtin_ve_vl_pvrsqrtnex_vvvl",
4751     "llvm.ve.vl.pvseq.vl" => "__builtin_ve_vl_pvseq_vl",
4752     "llvm.ve.vl.pvseq.vvl" => "__builtin_ve_vl_pvseq_vvl",
4753     "llvm.ve.vl.pvseqlo.vl" => "__builtin_ve_vl_pvseqlo_vl",
4754     "llvm.ve.vl.pvseqlo.vvl" => "__builtin_ve_vl_pvseqlo_vvl",
4755     "llvm.ve.vl.pvsequp.vl" => "__builtin_ve_vl_pvsequp_vl",
4756     "llvm.ve.vl.pvsequp.vvl" => "__builtin_ve_vl_pvsequp_vvl",
4757     "llvm.ve.vl.pvsla.vvsMvl" => "__builtin_ve_vl_pvsla_vvsMvl",
4758     "llvm.ve.vl.pvsla.vvsl" => "__builtin_ve_vl_pvsla_vvsl",
4759     "llvm.ve.vl.pvsla.vvsvl" => "__builtin_ve_vl_pvsla_vvsvl",
4760     "llvm.ve.vl.pvsla.vvvMvl" => "__builtin_ve_vl_pvsla_vvvMvl",
4761     "llvm.ve.vl.pvsla.vvvl" => "__builtin_ve_vl_pvsla_vvvl",
4762     "llvm.ve.vl.pvsla.vvvvl" => "__builtin_ve_vl_pvsla_vvvvl",
4763     "llvm.ve.vl.pvsll.vvsMvl" => "__builtin_ve_vl_pvsll_vvsMvl",
4764     "llvm.ve.vl.pvsll.vvsl" => "__builtin_ve_vl_pvsll_vvsl",
4765     "llvm.ve.vl.pvsll.vvsvl" => "__builtin_ve_vl_pvsll_vvsvl",
4766     "llvm.ve.vl.pvsll.vvvMvl" => "__builtin_ve_vl_pvsll_vvvMvl",
4767     "llvm.ve.vl.pvsll.vvvl" => "__builtin_ve_vl_pvsll_vvvl",
4768     "llvm.ve.vl.pvsll.vvvvl" => "__builtin_ve_vl_pvsll_vvvvl",
4769     "llvm.ve.vl.pvsra.vvsMvl" => "__builtin_ve_vl_pvsra_vvsMvl",
4770     "llvm.ve.vl.pvsra.vvsl" => "__builtin_ve_vl_pvsra_vvsl",
4771     "llvm.ve.vl.pvsra.vvsvl" => "__builtin_ve_vl_pvsra_vvsvl",
4772     "llvm.ve.vl.pvsra.vvvMvl" => "__builtin_ve_vl_pvsra_vvvMvl",
4773     "llvm.ve.vl.pvsra.vvvl" => "__builtin_ve_vl_pvsra_vvvl",
4774     "llvm.ve.vl.pvsra.vvvvl" => "__builtin_ve_vl_pvsra_vvvvl",
4775     "llvm.ve.vl.pvsrl.vvsMvl" => "__builtin_ve_vl_pvsrl_vvsMvl",
4776     "llvm.ve.vl.pvsrl.vvsl" => "__builtin_ve_vl_pvsrl_vvsl",
4777     "llvm.ve.vl.pvsrl.vvsvl" => "__builtin_ve_vl_pvsrl_vvsvl",
4778     "llvm.ve.vl.pvsrl.vvvMvl" => "__builtin_ve_vl_pvsrl_vvvMvl",
4779     "llvm.ve.vl.pvsrl.vvvl" => "__builtin_ve_vl_pvsrl_vvvl",
4780     "llvm.ve.vl.pvsrl.vvvvl" => "__builtin_ve_vl_pvsrl_vvvvl",
4781     "llvm.ve.vl.pvsubs.vsvMvl" => "__builtin_ve_vl_pvsubs_vsvMvl",
4782     "llvm.ve.vl.pvsubs.vsvl" => "__builtin_ve_vl_pvsubs_vsvl",
4783     "llvm.ve.vl.pvsubs.vsvvl" => "__builtin_ve_vl_pvsubs_vsvvl",
4784     "llvm.ve.vl.pvsubs.vvvMvl" => "__builtin_ve_vl_pvsubs_vvvMvl",
4785     "llvm.ve.vl.pvsubs.vvvl" => "__builtin_ve_vl_pvsubs_vvvl",
4786     "llvm.ve.vl.pvsubs.vvvvl" => "__builtin_ve_vl_pvsubs_vvvvl",
4787     "llvm.ve.vl.pvsubu.vsvMvl" => "__builtin_ve_vl_pvsubu_vsvMvl",
4788     "llvm.ve.vl.pvsubu.vsvl" => "__builtin_ve_vl_pvsubu_vsvl",
4789     "llvm.ve.vl.pvsubu.vsvvl" => "__builtin_ve_vl_pvsubu_vsvvl",
4790     "llvm.ve.vl.pvsubu.vvvMvl" => "__builtin_ve_vl_pvsubu_vvvMvl",
4791     "llvm.ve.vl.pvsubu.vvvl" => "__builtin_ve_vl_pvsubu_vvvl",
4792     "llvm.ve.vl.pvsubu.vvvvl" => "__builtin_ve_vl_pvsubu_vvvvl",
4793     "llvm.ve.vl.pvxor.vsvMvl" => "__builtin_ve_vl_pvxor_vsvMvl",
4794     "llvm.ve.vl.pvxor.vsvl" => "__builtin_ve_vl_pvxor_vsvl",
4795     "llvm.ve.vl.pvxor.vsvvl" => "__builtin_ve_vl_pvxor_vsvvl",
4796     "llvm.ve.vl.pvxor.vvvMvl" => "__builtin_ve_vl_pvxor_vvvMvl",
4797     "llvm.ve.vl.pvxor.vvvl" => "__builtin_ve_vl_pvxor_vvvl",
4798     "llvm.ve.vl.pvxor.vvvvl" => "__builtin_ve_vl_pvxor_vvvvl",
4799     "llvm.ve.vl.scr.sss" => "__builtin_ve_vl_scr_sss",
4800     "llvm.ve.vl.svm.sMs" => "__builtin_ve_vl_svm_sMs",
4801     "llvm.ve.vl.svm.sms" => "__builtin_ve_vl_svm_sms",
4802     "llvm.ve.vl.svob" => "__builtin_ve_vl_svob",
4803     "llvm.ve.vl.tovm.sml" => "__builtin_ve_vl_tovm_sml",
4804     "llvm.ve.vl.tscr.ssss" => "__builtin_ve_vl_tscr_ssss",
4805     "llvm.ve.vl.vaddsl.vsvl" => "__builtin_ve_vl_vaddsl_vsvl",
4806     "llvm.ve.vl.vaddsl.vsvmvl" => "__builtin_ve_vl_vaddsl_vsvmvl",
4807     "llvm.ve.vl.vaddsl.vsvvl" => "__builtin_ve_vl_vaddsl_vsvvl",
4808     "llvm.ve.vl.vaddsl.vvvl" => "__builtin_ve_vl_vaddsl_vvvl",
4809     "llvm.ve.vl.vaddsl.vvvmvl" => "__builtin_ve_vl_vaddsl_vvvmvl",
4810     "llvm.ve.vl.vaddsl.vvvvl" => "__builtin_ve_vl_vaddsl_vvvvl",
4811     "llvm.ve.vl.vaddswsx.vsvl" => "__builtin_ve_vl_vaddswsx_vsvl",
4812     "llvm.ve.vl.vaddswsx.vsvmvl" => "__builtin_ve_vl_vaddswsx_vsvmvl",
4813     "llvm.ve.vl.vaddswsx.vsvvl" => "__builtin_ve_vl_vaddswsx_vsvvl",
4814     "llvm.ve.vl.vaddswsx.vvvl" => "__builtin_ve_vl_vaddswsx_vvvl",
4815     "llvm.ve.vl.vaddswsx.vvvmvl" => "__builtin_ve_vl_vaddswsx_vvvmvl",
4816     "llvm.ve.vl.vaddswsx.vvvvl" => "__builtin_ve_vl_vaddswsx_vvvvl",
4817     "llvm.ve.vl.vaddswzx.vsvl" => "__builtin_ve_vl_vaddswzx_vsvl",
4818     "llvm.ve.vl.vaddswzx.vsvmvl" => "__builtin_ve_vl_vaddswzx_vsvmvl",
4819     "llvm.ve.vl.vaddswzx.vsvvl" => "__builtin_ve_vl_vaddswzx_vsvvl",
4820     "llvm.ve.vl.vaddswzx.vvvl" => "__builtin_ve_vl_vaddswzx_vvvl",
4821     "llvm.ve.vl.vaddswzx.vvvmvl" => "__builtin_ve_vl_vaddswzx_vvvmvl",
4822     "llvm.ve.vl.vaddswzx.vvvvl" => "__builtin_ve_vl_vaddswzx_vvvvl",
4823     "llvm.ve.vl.vaddul.vsvl" => "__builtin_ve_vl_vaddul_vsvl",
4824     "llvm.ve.vl.vaddul.vsvmvl" => "__builtin_ve_vl_vaddul_vsvmvl",
4825     "llvm.ve.vl.vaddul.vsvvl" => "__builtin_ve_vl_vaddul_vsvvl",
4826     "llvm.ve.vl.vaddul.vvvl" => "__builtin_ve_vl_vaddul_vvvl",
4827     "llvm.ve.vl.vaddul.vvvmvl" => "__builtin_ve_vl_vaddul_vvvmvl",
4828     "llvm.ve.vl.vaddul.vvvvl" => "__builtin_ve_vl_vaddul_vvvvl",
4829     "llvm.ve.vl.vadduw.vsvl" => "__builtin_ve_vl_vadduw_vsvl",
4830     "llvm.ve.vl.vadduw.vsvmvl" => "__builtin_ve_vl_vadduw_vsvmvl",
4831     "llvm.ve.vl.vadduw.vsvvl" => "__builtin_ve_vl_vadduw_vsvvl",
4832     "llvm.ve.vl.vadduw.vvvl" => "__builtin_ve_vl_vadduw_vvvl",
4833     "llvm.ve.vl.vadduw.vvvmvl" => "__builtin_ve_vl_vadduw_vvvmvl",
4834     "llvm.ve.vl.vadduw.vvvvl" => "__builtin_ve_vl_vadduw_vvvvl",
4835     "llvm.ve.vl.vand.vsvl" => "__builtin_ve_vl_vand_vsvl",
4836     "llvm.ve.vl.vand.vsvmvl" => "__builtin_ve_vl_vand_vsvmvl",
4837     "llvm.ve.vl.vand.vsvvl" => "__builtin_ve_vl_vand_vsvvl",
4838     "llvm.ve.vl.vand.vvvl" => "__builtin_ve_vl_vand_vvvl",
4839     "llvm.ve.vl.vand.vvvmvl" => "__builtin_ve_vl_vand_vvvmvl",
4840     "llvm.ve.vl.vand.vvvvl" => "__builtin_ve_vl_vand_vvvvl",
4841     "llvm.ve.vl.vbrdd.vsl" => "__builtin_ve_vl_vbrdd_vsl",
4842     "llvm.ve.vl.vbrdd.vsmvl" => "__builtin_ve_vl_vbrdd_vsmvl",
4843     "llvm.ve.vl.vbrdd.vsvl" => "__builtin_ve_vl_vbrdd_vsvl",
4844     "llvm.ve.vl.vbrdl.vsl" => "__builtin_ve_vl_vbrdl_vsl",
4845     "llvm.ve.vl.vbrdl.vsmvl" => "__builtin_ve_vl_vbrdl_vsmvl",
4846     "llvm.ve.vl.vbrdl.vsvl" => "__builtin_ve_vl_vbrdl_vsvl",
4847     "llvm.ve.vl.vbrds.vsl" => "__builtin_ve_vl_vbrds_vsl",
4848     "llvm.ve.vl.vbrds.vsmvl" => "__builtin_ve_vl_vbrds_vsmvl",
4849     "llvm.ve.vl.vbrds.vsvl" => "__builtin_ve_vl_vbrds_vsvl",
4850     "llvm.ve.vl.vbrdw.vsl" => "__builtin_ve_vl_vbrdw_vsl",
4851     "llvm.ve.vl.vbrdw.vsmvl" => "__builtin_ve_vl_vbrdw_vsmvl",
4852     "llvm.ve.vl.vbrdw.vsvl" => "__builtin_ve_vl_vbrdw_vsvl",
4853     "llvm.ve.vl.vbrv.vvl" => "__builtin_ve_vl_vbrv_vvl",
4854     "llvm.ve.vl.vbrv.vvmvl" => "__builtin_ve_vl_vbrv_vvmvl",
4855     "llvm.ve.vl.vbrv.vvvl" => "__builtin_ve_vl_vbrv_vvvl",
4856     "llvm.ve.vl.vcmpsl.vsvl" => "__builtin_ve_vl_vcmpsl_vsvl",
4857     "llvm.ve.vl.vcmpsl.vsvmvl" => "__builtin_ve_vl_vcmpsl_vsvmvl",
4858     "llvm.ve.vl.vcmpsl.vsvvl" => "__builtin_ve_vl_vcmpsl_vsvvl",
4859     "llvm.ve.vl.vcmpsl.vvvl" => "__builtin_ve_vl_vcmpsl_vvvl",
4860     "llvm.ve.vl.vcmpsl.vvvmvl" => "__builtin_ve_vl_vcmpsl_vvvmvl",
4861     "llvm.ve.vl.vcmpsl.vvvvl" => "__builtin_ve_vl_vcmpsl_vvvvl",
4862     "llvm.ve.vl.vcmpswsx.vsvl" => "__builtin_ve_vl_vcmpswsx_vsvl",
4863     "llvm.ve.vl.vcmpswsx.vsvmvl" => "__builtin_ve_vl_vcmpswsx_vsvmvl",
4864     "llvm.ve.vl.vcmpswsx.vsvvl" => "__builtin_ve_vl_vcmpswsx_vsvvl",
4865     "llvm.ve.vl.vcmpswsx.vvvl" => "__builtin_ve_vl_vcmpswsx_vvvl",
4866     "llvm.ve.vl.vcmpswsx.vvvmvl" => "__builtin_ve_vl_vcmpswsx_vvvmvl",
4867     "llvm.ve.vl.vcmpswsx.vvvvl" => "__builtin_ve_vl_vcmpswsx_vvvvl",
4868     "llvm.ve.vl.vcmpswzx.vsvl" => "__builtin_ve_vl_vcmpswzx_vsvl",
4869     "llvm.ve.vl.vcmpswzx.vsvmvl" => "__builtin_ve_vl_vcmpswzx_vsvmvl",
4870     "llvm.ve.vl.vcmpswzx.vsvvl" => "__builtin_ve_vl_vcmpswzx_vsvvl",
4871     "llvm.ve.vl.vcmpswzx.vvvl" => "__builtin_ve_vl_vcmpswzx_vvvl",
4872     "llvm.ve.vl.vcmpswzx.vvvmvl" => "__builtin_ve_vl_vcmpswzx_vvvmvl",
4873     "llvm.ve.vl.vcmpswzx.vvvvl" => "__builtin_ve_vl_vcmpswzx_vvvvl",
4874     "llvm.ve.vl.vcmpul.vsvl" => "__builtin_ve_vl_vcmpul_vsvl",
4875     "llvm.ve.vl.vcmpul.vsvmvl" => "__builtin_ve_vl_vcmpul_vsvmvl",
4876     "llvm.ve.vl.vcmpul.vsvvl" => "__builtin_ve_vl_vcmpul_vsvvl",
4877     "llvm.ve.vl.vcmpul.vvvl" => "__builtin_ve_vl_vcmpul_vvvl",
4878     "llvm.ve.vl.vcmpul.vvvmvl" => "__builtin_ve_vl_vcmpul_vvvmvl",
4879     "llvm.ve.vl.vcmpul.vvvvl" => "__builtin_ve_vl_vcmpul_vvvvl",
4880     "llvm.ve.vl.vcmpuw.vsvl" => "__builtin_ve_vl_vcmpuw_vsvl",
4881     "llvm.ve.vl.vcmpuw.vsvmvl" => "__builtin_ve_vl_vcmpuw_vsvmvl",
4882     "llvm.ve.vl.vcmpuw.vsvvl" => "__builtin_ve_vl_vcmpuw_vsvvl",
4883     "llvm.ve.vl.vcmpuw.vvvl" => "__builtin_ve_vl_vcmpuw_vvvl",
4884     "llvm.ve.vl.vcmpuw.vvvmvl" => "__builtin_ve_vl_vcmpuw_vvvmvl",
4885     "llvm.ve.vl.vcmpuw.vvvvl" => "__builtin_ve_vl_vcmpuw_vvvvl",
4886     "llvm.ve.vl.vcp.vvmvl" => "__builtin_ve_vl_vcp_vvmvl",
4887     "llvm.ve.vl.vcvtdl.vvl" => "__builtin_ve_vl_vcvtdl_vvl",
4888     "llvm.ve.vl.vcvtdl.vvvl" => "__builtin_ve_vl_vcvtdl_vvvl",
4889     "llvm.ve.vl.vcvtds.vvl" => "__builtin_ve_vl_vcvtds_vvl",
4890     "llvm.ve.vl.vcvtds.vvvl" => "__builtin_ve_vl_vcvtds_vvvl",
4891     "llvm.ve.vl.vcvtdw.vvl" => "__builtin_ve_vl_vcvtdw_vvl",
4892     "llvm.ve.vl.vcvtdw.vvvl" => "__builtin_ve_vl_vcvtdw_vvvl",
4893     "llvm.ve.vl.vcvtld.vvl" => "__builtin_ve_vl_vcvtld_vvl",
4894     "llvm.ve.vl.vcvtld.vvmvl" => "__builtin_ve_vl_vcvtld_vvmvl",
4895     "llvm.ve.vl.vcvtld.vvvl" => "__builtin_ve_vl_vcvtld_vvvl",
4896     "llvm.ve.vl.vcvtldrz.vvl" => "__builtin_ve_vl_vcvtldrz_vvl",
4897     "llvm.ve.vl.vcvtldrz.vvmvl" => "__builtin_ve_vl_vcvtldrz_vvmvl",
4898     "llvm.ve.vl.vcvtldrz.vvvl" => "__builtin_ve_vl_vcvtldrz_vvvl",
4899     "llvm.ve.vl.vcvtsd.vvl" => "__builtin_ve_vl_vcvtsd_vvl",
4900     "llvm.ve.vl.vcvtsd.vvvl" => "__builtin_ve_vl_vcvtsd_vvvl",
4901     "llvm.ve.vl.vcvtsw.vvl" => "__builtin_ve_vl_vcvtsw_vvl",
4902     "llvm.ve.vl.vcvtsw.vvvl" => "__builtin_ve_vl_vcvtsw_vvvl",
4903     "llvm.ve.vl.vcvtwdsx.vvl" => "__builtin_ve_vl_vcvtwdsx_vvl",
4904     "llvm.ve.vl.vcvtwdsx.vvmvl" => "__builtin_ve_vl_vcvtwdsx_vvmvl",
4905     "llvm.ve.vl.vcvtwdsx.vvvl" => "__builtin_ve_vl_vcvtwdsx_vvvl",
4906     "llvm.ve.vl.vcvtwdsxrz.vvl" => "__builtin_ve_vl_vcvtwdsxrz_vvl",
4907     "llvm.ve.vl.vcvtwdsxrz.vvmvl" => "__builtin_ve_vl_vcvtwdsxrz_vvmvl",
4908     "llvm.ve.vl.vcvtwdsxrz.vvvl" => "__builtin_ve_vl_vcvtwdsxrz_vvvl",
4909     "llvm.ve.vl.vcvtwdzx.vvl" => "__builtin_ve_vl_vcvtwdzx_vvl",
4910     "llvm.ve.vl.vcvtwdzx.vvmvl" => "__builtin_ve_vl_vcvtwdzx_vvmvl",
4911     "llvm.ve.vl.vcvtwdzx.vvvl" => "__builtin_ve_vl_vcvtwdzx_vvvl",
4912     "llvm.ve.vl.vcvtwdzxrz.vvl" => "__builtin_ve_vl_vcvtwdzxrz_vvl",
4913     "llvm.ve.vl.vcvtwdzxrz.vvmvl" => "__builtin_ve_vl_vcvtwdzxrz_vvmvl",
4914     "llvm.ve.vl.vcvtwdzxrz.vvvl" => "__builtin_ve_vl_vcvtwdzxrz_vvvl",
4915     "llvm.ve.vl.vcvtwssx.vvl" => "__builtin_ve_vl_vcvtwssx_vvl",
4916     "llvm.ve.vl.vcvtwssx.vvmvl" => "__builtin_ve_vl_vcvtwssx_vvmvl",
4917     "llvm.ve.vl.vcvtwssx.vvvl" => "__builtin_ve_vl_vcvtwssx_vvvl",
4918     "llvm.ve.vl.vcvtwssxrz.vvl" => "__builtin_ve_vl_vcvtwssxrz_vvl",
4919     "llvm.ve.vl.vcvtwssxrz.vvmvl" => "__builtin_ve_vl_vcvtwssxrz_vvmvl",
4920     "llvm.ve.vl.vcvtwssxrz.vvvl" => "__builtin_ve_vl_vcvtwssxrz_vvvl",
4921     "llvm.ve.vl.vcvtwszx.vvl" => "__builtin_ve_vl_vcvtwszx_vvl",
4922     "llvm.ve.vl.vcvtwszx.vvmvl" => "__builtin_ve_vl_vcvtwszx_vvmvl",
4923     "llvm.ve.vl.vcvtwszx.vvvl" => "__builtin_ve_vl_vcvtwszx_vvvl",
4924     "llvm.ve.vl.vcvtwszxrz.vvl" => "__builtin_ve_vl_vcvtwszxrz_vvl",
4925     "llvm.ve.vl.vcvtwszxrz.vvmvl" => "__builtin_ve_vl_vcvtwszxrz_vvmvl",
4926     "llvm.ve.vl.vcvtwszxrz.vvvl" => "__builtin_ve_vl_vcvtwszxrz_vvvl",
4927     "llvm.ve.vl.vdivsl.vsvl" => "__builtin_ve_vl_vdivsl_vsvl",
4928     "llvm.ve.vl.vdivsl.vsvmvl" => "__builtin_ve_vl_vdivsl_vsvmvl",
4929     "llvm.ve.vl.vdivsl.vsvvl" => "__builtin_ve_vl_vdivsl_vsvvl",
4930     "llvm.ve.vl.vdivsl.vvsl" => "__builtin_ve_vl_vdivsl_vvsl",
4931     "llvm.ve.vl.vdivsl.vvsmvl" => "__builtin_ve_vl_vdivsl_vvsmvl",
4932     "llvm.ve.vl.vdivsl.vvsvl" => "__builtin_ve_vl_vdivsl_vvsvl",
4933     "llvm.ve.vl.vdivsl.vvvl" => "__builtin_ve_vl_vdivsl_vvvl",
4934     "llvm.ve.vl.vdivsl.vvvmvl" => "__builtin_ve_vl_vdivsl_vvvmvl",
4935     "llvm.ve.vl.vdivsl.vvvvl" => "__builtin_ve_vl_vdivsl_vvvvl",
4936     "llvm.ve.vl.vdivswsx.vsvl" => "__builtin_ve_vl_vdivswsx_vsvl",
4937     "llvm.ve.vl.vdivswsx.vsvmvl" => "__builtin_ve_vl_vdivswsx_vsvmvl",
4938     "llvm.ve.vl.vdivswsx.vsvvl" => "__builtin_ve_vl_vdivswsx_vsvvl",
4939     "llvm.ve.vl.vdivswsx.vvsl" => "__builtin_ve_vl_vdivswsx_vvsl",
4940     "llvm.ve.vl.vdivswsx.vvsmvl" => "__builtin_ve_vl_vdivswsx_vvsmvl",
4941     "llvm.ve.vl.vdivswsx.vvsvl" => "__builtin_ve_vl_vdivswsx_vvsvl",
4942     "llvm.ve.vl.vdivswsx.vvvl" => "__builtin_ve_vl_vdivswsx_vvvl",
4943     "llvm.ve.vl.vdivswsx.vvvmvl" => "__builtin_ve_vl_vdivswsx_vvvmvl",
4944     "llvm.ve.vl.vdivswsx.vvvvl" => "__builtin_ve_vl_vdivswsx_vvvvl",
4945     "llvm.ve.vl.vdivswzx.vsvl" => "__builtin_ve_vl_vdivswzx_vsvl",
4946     "llvm.ve.vl.vdivswzx.vsvmvl" => "__builtin_ve_vl_vdivswzx_vsvmvl",
4947     "llvm.ve.vl.vdivswzx.vsvvl" => "__builtin_ve_vl_vdivswzx_vsvvl",
4948     "llvm.ve.vl.vdivswzx.vvsl" => "__builtin_ve_vl_vdivswzx_vvsl",
4949     "llvm.ve.vl.vdivswzx.vvsmvl" => "__builtin_ve_vl_vdivswzx_vvsmvl",
4950     "llvm.ve.vl.vdivswzx.vvsvl" => "__builtin_ve_vl_vdivswzx_vvsvl",
4951     "llvm.ve.vl.vdivswzx.vvvl" => "__builtin_ve_vl_vdivswzx_vvvl",
4952     "llvm.ve.vl.vdivswzx.vvvmvl" => "__builtin_ve_vl_vdivswzx_vvvmvl",
4953     "llvm.ve.vl.vdivswzx.vvvvl" => "__builtin_ve_vl_vdivswzx_vvvvl",
4954     "llvm.ve.vl.vdivul.vsvl" => "__builtin_ve_vl_vdivul_vsvl",
4955     "llvm.ve.vl.vdivul.vsvmvl" => "__builtin_ve_vl_vdivul_vsvmvl",
4956     "llvm.ve.vl.vdivul.vsvvl" => "__builtin_ve_vl_vdivul_vsvvl",
4957     "llvm.ve.vl.vdivul.vvsl" => "__builtin_ve_vl_vdivul_vvsl",
4958     "llvm.ve.vl.vdivul.vvsmvl" => "__builtin_ve_vl_vdivul_vvsmvl",
4959     "llvm.ve.vl.vdivul.vvsvl" => "__builtin_ve_vl_vdivul_vvsvl",
4960     "llvm.ve.vl.vdivul.vvvl" => "__builtin_ve_vl_vdivul_vvvl",
4961     "llvm.ve.vl.vdivul.vvvmvl" => "__builtin_ve_vl_vdivul_vvvmvl",
4962     "llvm.ve.vl.vdivul.vvvvl" => "__builtin_ve_vl_vdivul_vvvvl",
4963     "llvm.ve.vl.vdivuw.vsvl" => "__builtin_ve_vl_vdivuw_vsvl",
4964     "llvm.ve.vl.vdivuw.vsvmvl" => "__builtin_ve_vl_vdivuw_vsvmvl",
4965     "llvm.ve.vl.vdivuw.vsvvl" => "__builtin_ve_vl_vdivuw_vsvvl",
4966     "llvm.ve.vl.vdivuw.vvsl" => "__builtin_ve_vl_vdivuw_vvsl",
4967     "llvm.ve.vl.vdivuw.vvsmvl" => "__builtin_ve_vl_vdivuw_vvsmvl",
4968     "llvm.ve.vl.vdivuw.vvsvl" => "__builtin_ve_vl_vdivuw_vvsvl",
4969     "llvm.ve.vl.vdivuw.vvvl" => "__builtin_ve_vl_vdivuw_vvvl",
4970     "llvm.ve.vl.vdivuw.vvvmvl" => "__builtin_ve_vl_vdivuw_vvvmvl",
4971     "llvm.ve.vl.vdivuw.vvvvl" => "__builtin_ve_vl_vdivuw_vvvvl",
4972     "llvm.ve.vl.veqv.vsvl" => "__builtin_ve_vl_veqv_vsvl",
4973     "llvm.ve.vl.veqv.vsvmvl" => "__builtin_ve_vl_veqv_vsvmvl",
4974     "llvm.ve.vl.veqv.vsvvl" => "__builtin_ve_vl_veqv_vsvvl",
4975     "llvm.ve.vl.veqv.vvvl" => "__builtin_ve_vl_veqv_vvvl",
4976     "llvm.ve.vl.veqv.vvvmvl" => "__builtin_ve_vl_veqv_vvvmvl",
4977     "llvm.ve.vl.veqv.vvvvl" => "__builtin_ve_vl_veqv_vvvvl",
4978     "llvm.ve.vl.vex.vvmvl" => "__builtin_ve_vl_vex_vvmvl",
4979     "llvm.ve.vl.vfaddd.vsvl" => "__builtin_ve_vl_vfaddd_vsvl",
4980     "llvm.ve.vl.vfaddd.vsvmvl" => "__builtin_ve_vl_vfaddd_vsvmvl",
4981     "llvm.ve.vl.vfaddd.vsvvl" => "__builtin_ve_vl_vfaddd_vsvvl",
4982     "llvm.ve.vl.vfaddd.vvvl" => "__builtin_ve_vl_vfaddd_vvvl",
4983     "llvm.ve.vl.vfaddd.vvvmvl" => "__builtin_ve_vl_vfaddd_vvvmvl",
4984     "llvm.ve.vl.vfaddd.vvvvl" => "__builtin_ve_vl_vfaddd_vvvvl",
4985     "llvm.ve.vl.vfadds.vsvl" => "__builtin_ve_vl_vfadds_vsvl",
4986     "llvm.ve.vl.vfadds.vsvmvl" => "__builtin_ve_vl_vfadds_vsvmvl",
4987     "llvm.ve.vl.vfadds.vsvvl" => "__builtin_ve_vl_vfadds_vsvvl",
4988     "llvm.ve.vl.vfadds.vvvl" => "__builtin_ve_vl_vfadds_vvvl",
4989     "llvm.ve.vl.vfadds.vvvmvl" => "__builtin_ve_vl_vfadds_vvvmvl",
4990     "llvm.ve.vl.vfadds.vvvvl" => "__builtin_ve_vl_vfadds_vvvvl",
4991     "llvm.ve.vl.vfcmpd.vsvl" => "__builtin_ve_vl_vfcmpd_vsvl",
4992     "llvm.ve.vl.vfcmpd.vsvmvl" => "__builtin_ve_vl_vfcmpd_vsvmvl",
4993     "llvm.ve.vl.vfcmpd.vsvvl" => "__builtin_ve_vl_vfcmpd_vsvvl",
4994     "llvm.ve.vl.vfcmpd.vvvl" => "__builtin_ve_vl_vfcmpd_vvvl",
4995     "llvm.ve.vl.vfcmpd.vvvmvl" => "__builtin_ve_vl_vfcmpd_vvvmvl",
4996     "llvm.ve.vl.vfcmpd.vvvvl" => "__builtin_ve_vl_vfcmpd_vvvvl",
4997     "llvm.ve.vl.vfcmps.vsvl" => "__builtin_ve_vl_vfcmps_vsvl",
4998     "llvm.ve.vl.vfcmps.vsvmvl" => "__builtin_ve_vl_vfcmps_vsvmvl",
4999     "llvm.ve.vl.vfcmps.vsvvl" => "__builtin_ve_vl_vfcmps_vsvvl",
5000     "llvm.ve.vl.vfcmps.vvvl" => "__builtin_ve_vl_vfcmps_vvvl",
5001     "llvm.ve.vl.vfcmps.vvvmvl" => "__builtin_ve_vl_vfcmps_vvvmvl",
5002     "llvm.ve.vl.vfcmps.vvvvl" => "__builtin_ve_vl_vfcmps_vvvvl",
5003     "llvm.ve.vl.vfdivd.vsvl" => "__builtin_ve_vl_vfdivd_vsvl",
5004     "llvm.ve.vl.vfdivd.vsvmvl" => "__builtin_ve_vl_vfdivd_vsvmvl",
5005     "llvm.ve.vl.vfdivd.vsvvl" => "__builtin_ve_vl_vfdivd_vsvvl",
5006     "llvm.ve.vl.vfdivd.vvvl" => "__builtin_ve_vl_vfdivd_vvvl",
5007     "llvm.ve.vl.vfdivd.vvvmvl" => "__builtin_ve_vl_vfdivd_vvvmvl",
5008     "llvm.ve.vl.vfdivd.vvvvl" => "__builtin_ve_vl_vfdivd_vvvvl",
5009     "llvm.ve.vl.vfdivs.vsvl" => "__builtin_ve_vl_vfdivs_vsvl",
5010     "llvm.ve.vl.vfdivs.vsvmvl" => "__builtin_ve_vl_vfdivs_vsvmvl",
5011     "llvm.ve.vl.vfdivs.vsvvl" => "__builtin_ve_vl_vfdivs_vsvvl",
5012     "llvm.ve.vl.vfdivs.vvvl" => "__builtin_ve_vl_vfdivs_vvvl",
5013     "llvm.ve.vl.vfdivs.vvvmvl" => "__builtin_ve_vl_vfdivs_vvvmvl",
5014     "llvm.ve.vl.vfdivs.vvvvl" => "__builtin_ve_vl_vfdivs_vvvvl",
5015     "llvm.ve.vl.vfmadd.vsvvl" => "__builtin_ve_vl_vfmadd_vsvvl",
5016     "llvm.ve.vl.vfmadd.vsvvmvl" => "__builtin_ve_vl_vfmadd_vsvvmvl",
5017     "llvm.ve.vl.vfmadd.vsvvvl" => "__builtin_ve_vl_vfmadd_vsvvvl",
5018     "llvm.ve.vl.vfmadd.vvsvl" => "__builtin_ve_vl_vfmadd_vvsvl",
5019     "llvm.ve.vl.vfmadd.vvsvmvl" => "__builtin_ve_vl_vfmadd_vvsvmvl",
5020     "llvm.ve.vl.vfmadd.vvsvvl" => "__builtin_ve_vl_vfmadd_vvsvvl",
5021     "llvm.ve.vl.vfmadd.vvvvl" => "__builtin_ve_vl_vfmadd_vvvvl",
5022     "llvm.ve.vl.vfmadd.vvvvmvl" => "__builtin_ve_vl_vfmadd_vvvvmvl",
5023     "llvm.ve.vl.vfmadd.vvvvvl" => "__builtin_ve_vl_vfmadd_vvvvvl",
5024     "llvm.ve.vl.vfmads.vsvvl" => "__builtin_ve_vl_vfmads_vsvvl",
5025     "llvm.ve.vl.vfmads.vsvvmvl" => "__builtin_ve_vl_vfmads_vsvvmvl",
5026     "llvm.ve.vl.vfmads.vsvvvl" => "__builtin_ve_vl_vfmads_vsvvvl",
5027     "llvm.ve.vl.vfmads.vvsvl" => "__builtin_ve_vl_vfmads_vvsvl",
5028     "llvm.ve.vl.vfmads.vvsvmvl" => "__builtin_ve_vl_vfmads_vvsvmvl",
5029     "llvm.ve.vl.vfmads.vvsvvl" => "__builtin_ve_vl_vfmads_vvsvvl",
5030     "llvm.ve.vl.vfmads.vvvvl" => "__builtin_ve_vl_vfmads_vvvvl",
5031     "llvm.ve.vl.vfmads.vvvvmvl" => "__builtin_ve_vl_vfmads_vvvvmvl",
5032     "llvm.ve.vl.vfmads.vvvvvl" => "__builtin_ve_vl_vfmads_vvvvvl",
5033     "llvm.ve.vl.vfmaxd.vsvl" => "__builtin_ve_vl_vfmaxd_vsvl",
5034     "llvm.ve.vl.vfmaxd.vsvmvl" => "__builtin_ve_vl_vfmaxd_vsvmvl",
5035     "llvm.ve.vl.vfmaxd.vsvvl" => "__builtin_ve_vl_vfmaxd_vsvvl",
5036     "llvm.ve.vl.vfmaxd.vvvl" => "__builtin_ve_vl_vfmaxd_vvvl",
5037     "llvm.ve.vl.vfmaxd.vvvmvl" => "__builtin_ve_vl_vfmaxd_vvvmvl",
5038     "llvm.ve.vl.vfmaxd.vvvvl" => "__builtin_ve_vl_vfmaxd_vvvvl",
5039     "llvm.ve.vl.vfmaxs.vsvl" => "__builtin_ve_vl_vfmaxs_vsvl",
5040     "llvm.ve.vl.vfmaxs.vsvmvl" => "__builtin_ve_vl_vfmaxs_vsvmvl",
5041     "llvm.ve.vl.vfmaxs.vsvvl" => "__builtin_ve_vl_vfmaxs_vsvvl",
5042     "llvm.ve.vl.vfmaxs.vvvl" => "__builtin_ve_vl_vfmaxs_vvvl",
5043     "llvm.ve.vl.vfmaxs.vvvmvl" => "__builtin_ve_vl_vfmaxs_vvvmvl",
5044     "llvm.ve.vl.vfmaxs.vvvvl" => "__builtin_ve_vl_vfmaxs_vvvvl",
5045     "llvm.ve.vl.vfmind.vsvl" => "__builtin_ve_vl_vfmind_vsvl",
5046     "llvm.ve.vl.vfmind.vsvmvl" => "__builtin_ve_vl_vfmind_vsvmvl",
5047     "llvm.ve.vl.vfmind.vsvvl" => "__builtin_ve_vl_vfmind_vsvvl",
5048     "llvm.ve.vl.vfmind.vvvl" => "__builtin_ve_vl_vfmind_vvvl",
5049     "llvm.ve.vl.vfmind.vvvmvl" => "__builtin_ve_vl_vfmind_vvvmvl",
5050     "llvm.ve.vl.vfmind.vvvvl" => "__builtin_ve_vl_vfmind_vvvvl",
5051     "llvm.ve.vl.vfmins.vsvl" => "__builtin_ve_vl_vfmins_vsvl",
5052     "llvm.ve.vl.vfmins.vsvmvl" => "__builtin_ve_vl_vfmins_vsvmvl",
5053     "llvm.ve.vl.vfmins.vsvvl" => "__builtin_ve_vl_vfmins_vsvvl",
5054     "llvm.ve.vl.vfmins.vvvl" => "__builtin_ve_vl_vfmins_vvvl",
5055     "llvm.ve.vl.vfmins.vvvmvl" => "__builtin_ve_vl_vfmins_vvvmvl",
5056     "llvm.ve.vl.vfmins.vvvvl" => "__builtin_ve_vl_vfmins_vvvvl",
5057     "llvm.ve.vl.vfmkdeq.mvl" => "__builtin_ve_vl_vfmkdeq_mvl",
5058     "llvm.ve.vl.vfmkdeq.mvml" => "__builtin_ve_vl_vfmkdeq_mvml",
5059     "llvm.ve.vl.vfmkdeqnan.mvl" => "__builtin_ve_vl_vfmkdeqnan_mvl",
5060     "llvm.ve.vl.vfmkdeqnan.mvml" => "__builtin_ve_vl_vfmkdeqnan_mvml",
5061     "llvm.ve.vl.vfmkdge.mvl" => "__builtin_ve_vl_vfmkdge_mvl",
5062     "llvm.ve.vl.vfmkdge.mvml" => "__builtin_ve_vl_vfmkdge_mvml",
5063     "llvm.ve.vl.vfmkdgenan.mvl" => "__builtin_ve_vl_vfmkdgenan_mvl",
5064     "llvm.ve.vl.vfmkdgenan.mvml" => "__builtin_ve_vl_vfmkdgenan_mvml",
5065     "llvm.ve.vl.vfmkdgt.mvl" => "__builtin_ve_vl_vfmkdgt_mvl",
5066     "llvm.ve.vl.vfmkdgt.mvml" => "__builtin_ve_vl_vfmkdgt_mvml",
5067     "llvm.ve.vl.vfmkdgtnan.mvl" => "__builtin_ve_vl_vfmkdgtnan_mvl",
5068     "llvm.ve.vl.vfmkdgtnan.mvml" => "__builtin_ve_vl_vfmkdgtnan_mvml",
5069     "llvm.ve.vl.vfmkdle.mvl" => "__builtin_ve_vl_vfmkdle_mvl",
5070     "llvm.ve.vl.vfmkdle.mvml" => "__builtin_ve_vl_vfmkdle_mvml",
5071     "llvm.ve.vl.vfmkdlenan.mvl" => "__builtin_ve_vl_vfmkdlenan_mvl",
5072     "llvm.ve.vl.vfmkdlenan.mvml" => "__builtin_ve_vl_vfmkdlenan_mvml",
5073     "llvm.ve.vl.vfmkdlt.mvl" => "__builtin_ve_vl_vfmkdlt_mvl",
5074     "llvm.ve.vl.vfmkdlt.mvml" => "__builtin_ve_vl_vfmkdlt_mvml",
5075     "llvm.ve.vl.vfmkdltnan.mvl" => "__builtin_ve_vl_vfmkdltnan_mvl",
5076     "llvm.ve.vl.vfmkdltnan.mvml" => "__builtin_ve_vl_vfmkdltnan_mvml",
5077     "llvm.ve.vl.vfmkdnan.mvl" => "__builtin_ve_vl_vfmkdnan_mvl",
5078     "llvm.ve.vl.vfmkdnan.mvml" => "__builtin_ve_vl_vfmkdnan_mvml",
5079     "llvm.ve.vl.vfmkdne.mvl" => "__builtin_ve_vl_vfmkdne_mvl",
5080     "llvm.ve.vl.vfmkdne.mvml" => "__builtin_ve_vl_vfmkdne_mvml",
5081     "llvm.ve.vl.vfmkdnenan.mvl" => "__builtin_ve_vl_vfmkdnenan_mvl",
5082     "llvm.ve.vl.vfmkdnenan.mvml" => "__builtin_ve_vl_vfmkdnenan_mvml",
5083     "llvm.ve.vl.vfmkdnum.mvl" => "__builtin_ve_vl_vfmkdnum_mvl",
5084     "llvm.ve.vl.vfmkdnum.mvml" => "__builtin_ve_vl_vfmkdnum_mvml",
5085     "llvm.ve.vl.vfmklaf.ml" => "__builtin_ve_vl_vfmklaf_ml",
5086     "llvm.ve.vl.vfmklat.ml" => "__builtin_ve_vl_vfmklat_ml",
5087     "llvm.ve.vl.vfmkleq.mvl" => "__builtin_ve_vl_vfmkleq_mvl",
5088     "llvm.ve.vl.vfmkleq.mvml" => "__builtin_ve_vl_vfmkleq_mvml",
5089     "llvm.ve.vl.vfmkleqnan.mvl" => "__builtin_ve_vl_vfmkleqnan_mvl",
5090     "llvm.ve.vl.vfmkleqnan.mvml" => "__builtin_ve_vl_vfmkleqnan_mvml",
5091     "llvm.ve.vl.vfmklge.mvl" => "__builtin_ve_vl_vfmklge_mvl",
5092     "llvm.ve.vl.vfmklge.mvml" => "__builtin_ve_vl_vfmklge_mvml",
5093     "llvm.ve.vl.vfmklgenan.mvl" => "__builtin_ve_vl_vfmklgenan_mvl",
5094     "llvm.ve.vl.vfmklgenan.mvml" => "__builtin_ve_vl_vfmklgenan_mvml",
5095     "llvm.ve.vl.vfmklgt.mvl" => "__builtin_ve_vl_vfmklgt_mvl",
5096     "llvm.ve.vl.vfmklgt.mvml" => "__builtin_ve_vl_vfmklgt_mvml",
5097     "llvm.ve.vl.vfmklgtnan.mvl" => "__builtin_ve_vl_vfmklgtnan_mvl",
5098     "llvm.ve.vl.vfmklgtnan.mvml" => "__builtin_ve_vl_vfmklgtnan_mvml",
5099     "llvm.ve.vl.vfmklle.mvl" => "__builtin_ve_vl_vfmklle_mvl",
5100     "llvm.ve.vl.vfmklle.mvml" => "__builtin_ve_vl_vfmklle_mvml",
5101     "llvm.ve.vl.vfmkllenan.mvl" => "__builtin_ve_vl_vfmkllenan_mvl",
5102     "llvm.ve.vl.vfmkllenan.mvml" => "__builtin_ve_vl_vfmkllenan_mvml",
5103     "llvm.ve.vl.vfmkllt.mvl" => "__builtin_ve_vl_vfmkllt_mvl",
5104     "llvm.ve.vl.vfmkllt.mvml" => "__builtin_ve_vl_vfmkllt_mvml",
5105     "llvm.ve.vl.vfmklltnan.mvl" => "__builtin_ve_vl_vfmklltnan_mvl",
5106     "llvm.ve.vl.vfmklltnan.mvml" => "__builtin_ve_vl_vfmklltnan_mvml",
5107     "llvm.ve.vl.vfmklnan.mvl" => "__builtin_ve_vl_vfmklnan_mvl",
5108     "llvm.ve.vl.vfmklnan.mvml" => "__builtin_ve_vl_vfmklnan_mvml",
5109     "llvm.ve.vl.vfmklne.mvl" => "__builtin_ve_vl_vfmklne_mvl",
5110     "llvm.ve.vl.vfmklne.mvml" => "__builtin_ve_vl_vfmklne_mvml",
5111     "llvm.ve.vl.vfmklnenan.mvl" => "__builtin_ve_vl_vfmklnenan_mvl",
5112     "llvm.ve.vl.vfmklnenan.mvml" => "__builtin_ve_vl_vfmklnenan_mvml",
5113     "llvm.ve.vl.vfmklnum.mvl" => "__builtin_ve_vl_vfmklnum_mvl",
5114     "llvm.ve.vl.vfmklnum.mvml" => "__builtin_ve_vl_vfmklnum_mvml",
5115     "llvm.ve.vl.vfmkseq.mvl" => "__builtin_ve_vl_vfmkseq_mvl",
5116     "llvm.ve.vl.vfmkseq.mvml" => "__builtin_ve_vl_vfmkseq_mvml",
5117     "llvm.ve.vl.vfmkseqnan.mvl" => "__builtin_ve_vl_vfmkseqnan_mvl",
5118     "llvm.ve.vl.vfmkseqnan.mvml" => "__builtin_ve_vl_vfmkseqnan_mvml",
5119     "llvm.ve.vl.vfmksge.mvl" => "__builtin_ve_vl_vfmksge_mvl",
5120     "llvm.ve.vl.vfmksge.mvml" => "__builtin_ve_vl_vfmksge_mvml",
5121     "llvm.ve.vl.vfmksgenan.mvl" => "__builtin_ve_vl_vfmksgenan_mvl",
5122     "llvm.ve.vl.vfmksgenan.mvml" => "__builtin_ve_vl_vfmksgenan_mvml",
5123     "llvm.ve.vl.vfmksgt.mvl" => "__builtin_ve_vl_vfmksgt_mvl",
5124     "llvm.ve.vl.vfmksgt.mvml" => "__builtin_ve_vl_vfmksgt_mvml",
5125     "llvm.ve.vl.vfmksgtnan.mvl" => "__builtin_ve_vl_vfmksgtnan_mvl",
5126     "llvm.ve.vl.vfmksgtnan.mvml" => "__builtin_ve_vl_vfmksgtnan_mvml",
5127     "llvm.ve.vl.vfmksle.mvl" => "__builtin_ve_vl_vfmksle_mvl",
5128     "llvm.ve.vl.vfmksle.mvml" => "__builtin_ve_vl_vfmksle_mvml",
5129     "llvm.ve.vl.vfmkslenan.mvl" => "__builtin_ve_vl_vfmkslenan_mvl",
5130     "llvm.ve.vl.vfmkslenan.mvml" => "__builtin_ve_vl_vfmkslenan_mvml",
5131     "llvm.ve.vl.vfmkslt.mvl" => "__builtin_ve_vl_vfmkslt_mvl",
5132     "llvm.ve.vl.vfmkslt.mvml" => "__builtin_ve_vl_vfmkslt_mvml",
5133     "llvm.ve.vl.vfmksltnan.mvl" => "__builtin_ve_vl_vfmksltnan_mvl",
5134     "llvm.ve.vl.vfmksltnan.mvml" => "__builtin_ve_vl_vfmksltnan_mvml",
5135     "llvm.ve.vl.vfmksnan.mvl" => "__builtin_ve_vl_vfmksnan_mvl",
5136     "llvm.ve.vl.vfmksnan.mvml" => "__builtin_ve_vl_vfmksnan_mvml",
5137     "llvm.ve.vl.vfmksne.mvl" => "__builtin_ve_vl_vfmksne_mvl",
5138     "llvm.ve.vl.vfmksne.mvml" => "__builtin_ve_vl_vfmksne_mvml",
5139     "llvm.ve.vl.vfmksnenan.mvl" => "__builtin_ve_vl_vfmksnenan_mvl",
5140     "llvm.ve.vl.vfmksnenan.mvml" => "__builtin_ve_vl_vfmksnenan_mvml",
5141     "llvm.ve.vl.vfmksnum.mvl" => "__builtin_ve_vl_vfmksnum_mvl",
5142     "llvm.ve.vl.vfmksnum.mvml" => "__builtin_ve_vl_vfmksnum_mvml",
5143     "llvm.ve.vl.vfmkweq.mvl" => "__builtin_ve_vl_vfmkweq_mvl",
5144     "llvm.ve.vl.vfmkweq.mvml" => "__builtin_ve_vl_vfmkweq_mvml",
5145     "llvm.ve.vl.vfmkweqnan.mvl" => "__builtin_ve_vl_vfmkweqnan_mvl",
5146     "llvm.ve.vl.vfmkweqnan.mvml" => "__builtin_ve_vl_vfmkweqnan_mvml",
5147     "llvm.ve.vl.vfmkwge.mvl" => "__builtin_ve_vl_vfmkwge_mvl",
5148     "llvm.ve.vl.vfmkwge.mvml" => "__builtin_ve_vl_vfmkwge_mvml",
5149     "llvm.ve.vl.vfmkwgenan.mvl" => "__builtin_ve_vl_vfmkwgenan_mvl",
5150     "llvm.ve.vl.vfmkwgenan.mvml" => "__builtin_ve_vl_vfmkwgenan_mvml",
5151     "llvm.ve.vl.vfmkwgt.mvl" => "__builtin_ve_vl_vfmkwgt_mvl",
5152     "llvm.ve.vl.vfmkwgt.mvml" => "__builtin_ve_vl_vfmkwgt_mvml",
5153     "llvm.ve.vl.vfmkwgtnan.mvl" => "__builtin_ve_vl_vfmkwgtnan_mvl",
5154     "llvm.ve.vl.vfmkwgtnan.mvml" => "__builtin_ve_vl_vfmkwgtnan_mvml",
5155     "llvm.ve.vl.vfmkwle.mvl" => "__builtin_ve_vl_vfmkwle_mvl",
5156     "llvm.ve.vl.vfmkwle.mvml" => "__builtin_ve_vl_vfmkwle_mvml",
5157     "llvm.ve.vl.vfmkwlenan.mvl" => "__builtin_ve_vl_vfmkwlenan_mvl",
5158     "llvm.ve.vl.vfmkwlenan.mvml" => "__builtin_ve_vl_vfmkwlenan_mvml",
5159     "llvm.ve.vl.vfmkwlt.mvl" => "__builtin_ve_vl_vfmkwlt_mvl",
5160     "llvm.ve.vl.vfmkwlt.mvml" => "__builtin_ve_vl_vfmkwlt_mvml",
5161     "llvm.ve.vl.vfmkwltnan.mvl" => "__builtin_ve_vl_vfmkwltnan_mvl",
5162     "llvm.ve.vl.vfmkwltnan.mvml" => "__builtin_ve_vl_vfmkwltnan_mvml",
5163     "llvm.ve.vl.vfmkwnan.mvl" => "__builtin_ve_vl_vfmkwnan_mvl",
5164     "llvm.ve.vl.vfmkwnan.mvml" => "__builtin_ve_vl_vfmkwnan_mvml",
5165     "llvm.ve.vl.vfmkwne.mvl" => "__builtin_ve_vl_vfmkwne_mvl",
5166     "llvm.ve.vl.vfmkwne.mvml" => "__builtin_ve_vl_vfmkwne_mvml",
5167     "llvm.ve.vl.vfmkwnenan.mvl" => "__builtin_ve_vl_vfmkwnenan_mvl",
5168     "llvm.ve.vl.vfmkwnenan.mvml" => "__builtin_ve_vl_vfmkwnenan_mvml",
5169     "llvm.ve.vl.vfmkwnum.mvl" => "__builtin_ve_vl_vfmkwnum_mvl",
5170     "llvm.ve.vl.vfmkwnum.mvml" => "__builtin_ve_vl_vfmkwnum_mvml",
5171     "llvm.ve.vl.vfmsbd.vsvvl" => "__builtin_ve_vl_vfmsbd_vsvvl",
5172     "llvm.ve.vl.vfmsbd.vsvvmvl" => "__builtin_ve_vl_vfmsbd_vsvvmvl",
5173     "llvm.ve.vl.vfmsbd.vsvvvl" => "__builtin_ve_vl_vfmsbd_vsvvvl",
5174     "llvm.ve.vl.vfmsbd.vvsvl" => "__builtin_ve_vl_vfmsbd_vvsvl",
5175     "llvm.ve.vl.vfmsbd.vvsvmvl" => "__builtin_ve_vl_vfmsbd_vvsvmvl",
5176     "llvm.ve.vl.vfmsbd.vvsvvl" => "__builtin_ve_vl_vfmsbd_vvsvvl",
5177     "llvm.ve.vl.vfmsbd.vvvvl" => "__builtin_ve_vl_vfmsbd_vvvvl",
5178     "llvm.ve.vl.vfmsbd.vvvvmvl" => "__builtin_ve_vl_vfmsbd_vvvvmvl",
5179     "llvm.ve.vl.vfmsbd.vvvvvl" => "__builtin_ve_vl_vfmsbd_vvvvvl",
5180     "llvm.ve.vl.vfmsbs.vsvvl" => "__builtin_ve_vl_vfmsbs_vsvvl",
5181     "llvm.ve.vl.vfmsbs.vsvvmvl" => "__builtin_ve_vl_vfmsbs_vsvvmvl",
5182     "llvm.ve.vl.vfmsbs.vsvvvl" => "__builtin_ve_vl_vfmsbs_vsvvvl",
5183     "llvm.ve.vl.vfmsbs.vvsvl" => "__builtin_ve_vl_vfmsbs_vvsvl",
5184     "llvm.ve.vl.vfmsbs.vvsvmvl" => "__builtin_ve_vl_vfmsbs_vvsvmvl",
5185     "llvm.ve.vl.vfmsbs.vvsvvl" => "__builtin_ve_vl_vfmsbs_vvsvvl",
5186     "llvm.ve.vl.vfmsbs.vvvvl" => "__builtin_ve_vl_vfmsbs_vvvvl",
5187     "llvm.ve.vl.vfmsbs.vvvvmvl" => "__builtin_ve_vl_vfmsbs_vvvvmvl",
5188     "llvm.ve.vl.vfmsbs.vvvvvl" => "__builtin_ve_vl_vfmsbs_vvvvvl",
5189     "llvm.ve.vl.vfmuld.vsvl" => "__builtin_ve_vl_vfmuld_vsvl",
5190     "llvm.ve.vl.vfmuld.vsvmvl" => "__builtin_ve_vl_vfmuld_vsvmvl",
5191     "llvm.ve.vl.vfmuld.vsvvl" => "__builtin_ve_vl_vfmuld_vsvvl",
5192     "llvm.ve.vl.vfmuld.vvvl" => "__builtin_ve_vl_vfmuld_vvvl",
5193     "llvm.ve.vl.vfmuld.vvvmvl" => "__builtin_ve_vl_vfmuld_vvvmvl",
5194     "llvm.ve.vl.vfmuld.vvvvl" => "__builtin_ve_vl_vfmuld_vvvvl",
5195     "llvm.ve.vl.vfmuls.vsvl" => "__builtin_ve_vl_vfmuls_vsvl",
5196     "llvm.ve.vl.vfmuls.vsvmvl" => "__builtin_ve_vl_vfmuls_vsvmvl",
5197     "llvm.ve.vl.vfmuls.vsvvl" => "__builtin_ve_vl_vfmuls_vsvvl",
5198     "llvm.ve.vl.vfmuls.vvvl" => "__builtin_ve_vl_vfmuls_vvvl",
5199     "llvm.ve.vl.vfmuls.vvvmvl" => "__builtin_ve_vl_vfmuls_vvvmvl",
5200     "llvm.ve.vl.vfmuls.vvvvl" => "__builtin_ve_vl_vfmuls_vvvvl",
5201     "llvm.ve.vl.vfnmadd.vsvvl" => "__builtin_ve_vl_vfnmadd_vsvvl",
5202     "llvm.ve.vl.vfnmadd.vsvvmvl" => "__builtin_ve_vl_vfnmadd_vsvvmvl",
5203     "llvm.ve.vl.vfnmadd.vsvvvl" => "__builtin_ve_vl_vfnmadd_vsvvvl",
5204     "llvm.ve.vl.vfnmadd.vvsvl" => "__builtin_ve_vl_vfnmadd_vvsvl",
5205     "llvm.ve.vl.vfnmadd.vvsvmvl" => "__builtin_ve_vl_vfnmadd_vvsvmvl",
5206     "llvm.ve.vl.vfnmadd.vvsvvl" => "__builtin_ve_vl_vfnmadd_vvsvvl",
5207     "llvm.ve.vl.vfnmadd.vvvvl" => "__builtin_ve_vl_vfnmadd_vvvvl",
5208     "llvm.ve.vl.vfnmadd.vvvvmvl" => "__builtin_ve_vl_vfnmadd_vvvvmvl",
5209     "llvm.ve.vl.vfnmadd.vvvvvl" => "__builtin_ve_vl_vfnmadd_vvvvvl",
5210     "llvm.ve.vl.vfnmads.vsvvl" => "__builtin_ve_vl_vfnmads_vsvvl",
5211     "llvm.ve.vl.vfnmads.vsvvmvl" => "__builtin_ve_vl_vfnmads_vsvvmvl",
5212     "llvm.ve.vl.vfnmads.vsvvvl" => "__builtin_ve_vl_vfnmads_vsvvvl",
5213     "llvm.ve.vl.vfnmads.vvsvl" => "__builtin_ve_vl_vfnmads_vvsvl",
5214     "llvm.ve.vl.vfnmads.vvsvmvl" => "__builtin_ve_vl_vfnmads_vvsvmvl",
5215     "llvm.ve.vl.vfnmads.vvsvvl" => "__builtin_ve_vl_vfnmads_vvsvvl",
5216     "llvm.ve.vl.vfnmads.vvvvl" => "__builtin_ve_vl_vfnmads_vvvvl",
5217     "llvm.ve.vl.vfnmads.vvvvmvl" => "__builtin_ve_vl_vfnmads_vvvvmvl",
5218     "llvm.ve.vl.vfnmads.vvvvvl" => "__builtin_ve_vl_vfnmads_vvvvvl",
5219     "llvm.ve.vl.vfnmsbd.vsvvl" => "__builtin_ve_vl_vfnmsbd_vsvvl",
5220     "llvm.ve.vl.vfnmsbd.vsvvmvl" => "__builtin_ve_vl_vfnmsbd_vsvvmvl",
5221     "llvm.ve.vl.vfnmsbd.vsvvvl" => "__builtin_ve_vl_vfnmsbd_vsvvvl",
5222     "llvm.ve.vl.vfnmsbd.vvsvl" => "__builtin_ve_vl_vfnmsbd_vvsvl",
5223     "llvm.ve.vl.vfnmsbd.vvsvmvl" => "__builtin_ve_vl_vfnmsbd_vvsvmvl",
5224     "llvm.ve.vl.vfnmsbd.vvsvvl" => "__builtin_ve_vl_vfnmsbd_vvsvvl",
5225     "llvm.ve.vl.vfnmsbd.vvvvl" => "__builtin_ve_vl_vfnmsbd_vvvvl",
5226     "llvm.ve.vl.vfnmsbd.vvvvmvl" => "__builtin_ve_vl_vfnmsbd_vvvvmvl",
5227     "llvm.ve.vl.vfnmsbd.vvvvvl" => "__builtin_ve_vl_vfnmsbd_vvvvvl",
5228     "llvm.ve.vl.vfnmsbs.vsvvl" => "__builtin_ve_vl_vfnmsbs_vsvvl",
5229     "llvm.ve.vl.vfnmsbs.vsvvmvl" => "__builtin_ve_vl_vfnmsbs_vsvvmvl",
5230     "llvm.ve.vl.vfnmsbs.vsvvvl" => "__builtin_ve_vl_vfnmsbs_vsvvvl",
5231     "llvm.ve.vl.vfnmsbs.vvsvl" => "__builtin_ve_vl_vfnmsbs_vvsvl",
5232     "llvm.ve.vl.vfnmsbs.vvsvmvl" => "__builtin_ve_vl_vfnmsbs_vvsvmvl",
5233     "llvm.ve.vl.vfnmsbs.vvsvvl" => "__builtin_ve_vl_vfnmsbs_vvsvvl",
5234     "llvm.ve.vl.vfnmsbs.vvvvl" => "__builtin_ve_vl_vfnmsbs_vvvvl",
5235     "llvm.ve.vl.vfnmsbs.vvvvmvl" => "__builtin_ve_vl_vfnmsbs_vvvvmvl",
5236     "llvm.ve.vl.vfnmsbs.vvvvvl" => "__builtin_ve_vl_vfnmsbs_vvvvvl",
5237     "llvm.ve.vl.vfrmaxdfst.vvl" => "__builtin_ve_vl_vfrmaxdfst_vvl",
5238     "llvm.ve.vl.vfrmaxdfst.vvvl" => "__builtin_ve_vl_vfrmaxdfst_vvvl",
5239     "llvm.ve.vl.vfrmaxdlst.vvl" => "__builtin_ve_vl_vfrmaxdlst_vvl",
5240     "llvm.ve.vl.vfrmaxdlst.vvvl" => "__builtin_ve_vl_vfrmaxdlst_vvvl",
5241     "llvm.ve.vl.vfrmaxsfst.vvl" => "__builtin_ve_vl_vfrmaxsfst_vvl",
5242     "llvm.ve.vl.vfrmaxsfst.vvvl" => "__builtin_ve_vl_vfrmaxsfst_vvvl",
5243     "llvm.ve.vl.vfrmaxslst.vvl" => "__builtin_ve_vl_vfrmaxslst_vvl",
5244     "llvm.ve.vl.vfrmaxslst.vvvl" => "__builtin_ve_vl_vfrmaxslst_vvvl",
5245     "llvm.ve.vl.vfrmindfst.vvl" => "__builtin_ve_vl_vfrmindfst_vvl",
5246     "llvm.ve.vl.vfrmindfst.vvvl" => "__builtin_ve_vl_vfrmindfst_vvvl",
5247     "llvm.ve.vl.vfrmindlst.vvl" => "__builtin_ve_vl_vfrmindlst_vvl",
5248     "llvm.ve.vl.vfrmindlst.vvvl" => "__builtin_ve_vl_vfrmindlst_vvvl",
5249     "llvm.ve.vl.vfrminsfst.vvl" => "__builtin_ve_vl_vfrminsfst_vvl",
5250     "llvm.ve.vl.vfrminsfst.vvvl" => "__builtin_ve_vl_vfrminsfst_vvvl",
5251     "llvm.ve.vl.vfrminslst.vvl" => "__builtin_ve_vl_vfrminslst_vvl",
5252     "llvm.ve.vl.vfrminslst.vvvl" => "__builtin_ve_vl_vfrminslst_vvvl",
5253     "llvm.ve.vl.vfsqrtd.vvl" => "__builtin_ve_vl_vfsqrtd_vvl",
5254     "llvm.ve.vl.vfsqrtd.vvvl" => "__builtin_ve_vl_vfsqrtd_vvvl",
5255     "llvm.ve.vl.vfsqrts.vvl" => "__builtin_ve_vl_vfsqrts_vvl",
5256     "llvm.ve.vl.vfsqrts.vvvl" => "__builtin_ve_vl_vfsqrts_vvvl",
5257     "llvm.ve.vl.vfsubd.vsvl" => "__builtin_ve_vl_vfsubd_vsvl",
5258     "llvm.ve.vl.vfsubd.vsvmvl" => "__builtin_ve_vl_vfsubd_vsvmvl",
5259     "llvm.ve.vl.vfsubd.vsvvl" => "__builtin_ve_vl_vfsubd_vsvvl",
5260     "llvm.ve.vl.vfsubd.vvvl" => "__builtin_ve_vl_vfsubd_vvvl",
5261     "llvm.ve.vl.vfsubd.vvvmvl" => "__builtin_ve_vl_vfsubd_vvvmvl",
5262     "llvm.ve.vl.vfsubd.vvvvl" => "__builtin_ve_vl_vfsubd_vvvvl",
5263     "llvm.ve.vl.vfsubs.vsvl" => "__builtin_ve_vl_vfsubs_vsvl",
5264     "llvm.ve.vl.vfsubs.vsvmvl" => "__builtin_ve_vl_vfsubs_vsvmvl",
5265     "llvm.ve.vl.vfsubs.vsvvl" => "__builtin_ve_vl_vfsubs_vsvvl",
5266     "llvm.ve.vl.vfsubs.vvvl" => "__builtin_ve_vl_vfsubs_vvvl",
5267     "llvm.ve.vl.vfsubs.vvvmvl" => "__builtin_ve_vl_vfsubs_vvvmvl",
5268     "llvm.ve.vl.vfsubs.vvvvl" => "__builtin_ve_vl_vfsubs_vvvvl",
5269     "llvm.ve.vl.vfsumd.vvl" => "__builtin_ve_vl_vfsumd_vvl",
5270     "llvm.ve.vl.vfsumd.vvml" => "__builtin_ve_vl_vfsumd_vvml",
5271     "llvm.ve.vl.vfsums.vvl" => "__builtin_ve_vl_vfsums_vvl",
5272     "llvm.ve.vl.vfsums.vvml" => "__builtin_ve_vl_vfsums_vvml",
5273     "llvm.ve.vl.vgt.vvssl" => "__builtin_ve_vl_vgt_vvssl",
5274     "llvm.ve.vl.vgt.vvssml" => "__builtin_ve_vl_vgt_vvssml",
5275     "llvm.ve.vl.vgt.vvssmvl" => "__builtin_ve_vl_vgt_vvssmvl",
5276     "llvm.ve.vl.vgt.vvssvl" => "__builtin_ve_vl_vgt_vvssvl",
5277     "llvm.ve.vl.vgtlsx.vvssl" => "__builtin_ve_vl_vgtlsx_vvssl",
5278     "llvm.ve.vl.vgtlsx.vvssml" => "__builtin_ve_vl_vgtlsx_vvssml",
5279     "llvm.ve.vl.vgtlsx.vvssmvl" => "__builtin_ve_vl_vgtlsx_vvssmvl",
5280     "llvm.ve.vl.vgtlsx.vvssvl" => "__builtin_ve_vl_vgtlsx_vvssvl",
5281     "llvm.ve.vl.vgtlsxnc.vvssl" => "__builtin_ve_vl_vgtlsxnc_vvssl",
5282     "llvm.ve.vl.vgtlsxnc.vvssml" => "__builtin_ve_vl_vgtlsxnc_vvssml",
5283     "llvm.ve.vl.vgtlsxnc.vvssmvl" => "__builtin_ve_vl_vgtlsxnc_vvssmvl",
5284     "llvm.ve.vl.vgtlsxnc.vvssvl" => "__builtin_ve_vl_vgtlsxnc_vvssvl",
5285     "llvm.ve.vl.vgtlzx.vvssl" => "__builtin_ve_vl_vgtlzx_vvssl",
5286     "llvm.ve.vl.vgtlzx.vvssml" => "__builtin_ve_vl_vgtlzx_vvssml",
5287     "llvm.ve.vl.vgtlzx.vvssmvl" => "__builtin_ve_vl_vgtlzx_vvssmvl",
5288     "llvm.ve.vl.vgtlzx.vvssvl" => "__builtin_ve_vl_vgtlzx_vvssvl",
5289     "llvm.ve.vl.vgtlzxnc.vvssl" => "__builtin_ve_vl_vgtlzxnc_vvssl",
5290     "llvm.ve.vl.vgtlzxnc.vvssml" => "__builtin_ve_vl_vgtlzxnc_vvssml",
5291     "llvm.ve.vl.vgtlzxnc.vvssmvl" => "__builtin_ve_vl_vgtlzxnc_vvssmvl",
5292     "llvm.ve.vl.vgtlzxnc.vvssvl" => "__builtin_ve_vl_vgtlzxnc_vvssvl",
5293     "llvm.ve.vl.vgtnc.vvssl" => "__builtin_ve_vl_vgtnc_vvssl",
5294     "llvm.ve.vl.vgtnc.vvssml" => "__builtin_ve_vl_vgtnc_vvssml",
5295     "llvm.ve.vl.vgtnc.vvssmvl" => "__builtin_ve_vl_vgtnc_vvssmvl",
5296     "llvm.ve.vl.vgtnc.vvssvl" => "__builtin_ve_vl_vgtnc_vvssvl",
5297     "llvm.ve.vl.vgtu.vvssl" => "__builtin_ve_vl_vgtu_vvssl",
5298     "llvm.ve.vl.vgtu.vvssml" => "__builtin_ve_vl_vgtu_vvssml",
5299     "llvm.ve.vl.vgtu.vvssmvl" => "__builtin_ve_vl_vgtu_vvssmvl",
5300     "llvm.ve.vl.vgtu.vvssvl" => "__builtin_ve_vl_vgtu_vvssvl",
5301     "llvm.ve.vl.vgtunc.vvssl" => "__builtin_ve_vl_vgtunc_vvssl",
5302     "llvm.ve.vl.vgtunc.vvssml" => "__builtin_ve_vl_vgtunc_vvssml",
5303     "llvm.ve.vl.vgtunc.vvssmvl" => "__builtin_ve_vl_vgtunc_vvssmvl",
5304     "llvm.ve.vl.vgtunc.vvssvl" => "__builtin_ve_vl_vgtunc_vvssvl",
5305     "llvm.ve.vl.vld.vssl" => "__builtin_ve_vl_vld_vssl",
5306     "llvm.ve.vl.vld.vssvl" => "__builtin_ve_vl_vld_vssvl",
5307     "llvm.ve.vl.vld2d.vssl" => "__builtin_ve_vl_vld2d_vssl",
5308     "llvm.ve.vl.vld2d.vssvl" => "__builtin_ve_vl_vld2d_vssvl",
5309     "llvm.ve.vl.vld2dnc.vssl" => "__builtin_ve_vl_vld2dnc_vssl",
5310     "llvm.ve.vl.vld2dnc.vssvl" => "__builtin_ve_vl_vld2dnc_vssvl",
5311     "llvm.ve.vl.vldl2dsx.vssl" => "__builtin_ve_vl_vldl2dsx_vssl",
5312     "llvm.ve.vl.vldl2dsx.vssvl" => "__builtin_ve_vl_vldl2dsx_vssvl",
5313     "llvm.ve.vl.vldl2dsxnc.vssl" => "__builtin_ve_vl_vldl2dsxnc_vssl",
5314     "llvm.ve.vl.vldl2dsxnc.vssvl" => "__builtin_ve_vl_vldl2dsxnc_vssvl",
5315     "llvm.ve.vl.vldl2dzx.vssl" => "__builtin_ve_vl_vldl2dzx_vssl",
5316     "llvm.ve.vl.vldl2dzx.vssvl" => "__builtin_ve_vl_vldl2dzx_vssvl",
5317     "llvm.ve.vl.vldl2dzxnc.vssl" => "__builtin_ve_vl_vldl2dzxnc_vssl",
5318     "llvm.ve.vl.vldl2dzxnc.vssvl" => "__builtin_ve_vl_vldl2dzxnc_vssvl",
5319     "llvm.ve.vl.vldlsx.vssl" => "__builtin_ve_vl_vldlsx_vssl",
5320     "llvm.ve.vl.vldlsx.vssvl" => "__builtin_ve_vl_vldlsx_vssvl",
5321     "llvm.ve.vl.vldlsxnc.vssl" => "__builtin_ve_vl_vldlsxnc_vssl",
5322     "llvm.ve.vl.vldlsxnc.vssvl" => "__builtin_ve_vl_vldlsxnc_vssvl",
5323     "llvm.ve.vl.vldlzx.vssl" => "__builtin_ve_vl_vldlzx_vssl",
5324     "llvm.ve.vl.vldlzx.vssvl" => "__builtin_ve_vl_vldlzx_vssvl",
5325     "llvm.ve.vl.vldlzxnc.vssl" => "__builtin_ve_vl_vldlzxnc_vssl",
5326     "llvm.ve.vl.vldlzxnc.vssvl" => "__builtin_ve_vl_vldlzxnc_vssvl",
5327     "llvm.ve.vl.vldnc.vssl" => "__builtin_ve_vl_vldnc_vssl",
5328     "llvm.ve.vl.vldnc.vssvl" => "__builtin_ve_vl_vldnc_vssvl",
5329     "llvm.ve.vl.vldu.vssl" => "__builtin_ve_vl_vldu_vssl",
5330     "llvm.ve.vl.vldu.vssvl" => "__builtin_ve_vl_vldu_vssvl",
5331     "llvm.ve.vl.vldu2d.vssl" => "__builtin_ve_vl_vldu2d_vssl",
5332     "llvm.ve.vl.vldu2d.vssvl" => "__builtin_ve_vl_vldu2d_vssvl",
5333     "llvm.ve.vl.vldu2dnc.vssl" => "__builtin_ve_vl_vldu2dnc_vssl",
5334     "llvm.ve.vl.vldu2dnc.vssvl" => "__builtin_ve_vl_vldu2dnc_vssvl",
5335     "llvm.ve.vl.vldunc.vssl" => "__builtin_ve_vl_vldunc_vssl",
5336     "llvm.ve.vl.vldunc.vssvl" => "__builtin_ve_vl_vldunc_vssvl",
5337     "llvm.ve.vl.vldz.vvl" => "__builtin_ve_vl_vldz_vvl",
5338     "llvm.ve.vl.vldz.vvmvl" => "__builtin_ve_vl_vldz_vvmvl",
5339     "llvm.ve.vl.vldz.vvvl" => "__builtin_ve_vl_vldz_vvvl",
5340     "llvm.ve.vl.vmaxsl.vsvl" => "__builtin_ve_vl_vmaxsl_vsvl",
5341     "llvm.ve.vl.vmaxsl.vsvmvl" => "__builtin_ve_vl_vmaxsl_vsvmvl",
5342     "llvm.ve.vl.vmaxsl.vsvvl" => "__builtin_ve_vl_vmaxsl_vsvvl",
5343     "llvm.ve.vl.vmaxsl.vvvl" => "__builtin_ve_vl_vmaxsl_vvvl",
5344     "llvm.ve.vl.vmaxsl.vvvmvl" => "__builtin_ve_vl_vmaxsl_vvvmvl",
5345     "llvm.ve.vl.vmaxsl.vvvvl" => "__builtin_ve_vl_vmaxsl_vvvvl",
5346     "llvm.ve.vl.vmaxswsx.vsvl" => "__builtin_ve_vl_vmaxswsx_vsvl",
5347     "llvm.ve.vl.vmaxswsx.vsvmvl" => "__builtin_ve_vl_vmaxswsx_vsvmvl",
5348     "llvm.ve.vl.vmaxswsx.vsvvl" => "__builtin_ve_vl_vmaxswsx_vsvvl",
5349     "llvm.ve.vl.vmaxswsx.vvvl" => "__builtin_ve_vl_vmaxswsx_vvvl",
5350     "llvm.ve.vl.vmaxswsx.vvvmvl" => "__builtin_ve_vl_vmaxswsx_vvvmvl",
5351     "llvm.ve.vl.vmaxswsx.vvvvl" => "__builtin_ve_vl_vmaxswsx_vvvvl",
5352     "llvm.ve.vl.vmaxswzx.vsvl" => "__builtin_ve_vl_vmaxswzx_vsvl",
5353     "llvm.ve.vl.vmaxswzx.vsvmvl" => "__builtin_ve_vl_vmaxswzx_vsvmvl",
5354     "llvm.ve.vl.vmaxswzx.vsvvl" => "__builtin_ve_vl_vmaxswzx_vsvvl",
5355     "llvm.ve.vl.vmaxswzx.vvvl" => "__builtin_ve_vl_vmaxswzx_vvvl",
5356     "llvm.ve.vl.vmaxswzx.vvvmvl" => "__builtin_ve_vl_vmaxswzx_vvvmvl",
5357     "llvm.ve.vl.vmaxswzx.vvvvl" => "__builtin_ve_vl_vmaxswzx_vvvvl",
5358     "llvm.ve.vl.vminsl.vsvl" => "__builtin_ve_vl_vminsl_vsvl",
5359     "llvm.ve.vl.vminsl.vsvmvl" => "__builtin_ve_vl_vminsl_vsvmvl",
5360     "llvm.ve.vl.vminsl.vsvvl" => "__builtin_ve_vl_vminsl_vsvvl",
5361     "llvm.ve.vl.vminsl.vvvl" => "__builtin_ve_vl_vminsl_vvvl",
5362     "llvm.ve.vl.vminsl.vvvmvl" => "__builtin_ve_vl_vminsl_vvvmvl",
5363     "llvm.ve.vl.vminsl.vvvvl" => "__builtin_ve_vl_vminsl_vvvvl",
5364     "llvm.ve.vl.vminswsx.vsvl" => "__builtin_ve_vl_vminswsx_vsvl",
5365     "llvm.ve.vl.vminswsx.vsvmvl" => "__builtin_ve_vl_vminswsx_vsvmvl",
5366     "llvm.ve.vl.vminswsx.vsvvl" => "__builtin_ve_vl_vminswsx_vsvvl",
5367     "llvm.ve.vl.vminswsx.vvvl" => "__builtin_ve_vl_vminswsx_vvvl",
5368     "llvm.ve.vl.vminswsx.vvvmvl" => "__builtin_ve_vl_vminswsx_vvvmvl",
5369     "llvm.ve.vl.vminswsx.vvvvl" => "__builtin_ve_vl_vminswsx_vvvvl",
5370     "llvm.ve.vl.vminswzx.vsvl" => "__builtin_ve_vl_vminswzx_vsvl",
5371     "llvm.ve.vl.vminswzx.vsvmvl" => "__builtin_ve_vl_vminswzx_vsvmvl",
5372     "llvm.ve.vl.vminswzx.vsvvl" => "__builtin_ve_vl_vminswzx_vsvvl",
5373     "llvm.ve.vl.vminswzx.vvvl" => "__builtin_ve_vl_vminswzx_vvvl",
5374     "llvm.ve.vl.vminswzx.vvvmvl" => "__builtin_ve_vl_vminswzx_vvvmvl",
5375     "llvm.ve.vl.vminswzx.vvvvl" => "__builtin_ve_vl_vminswzx_vvvvl",
5376     "llvm.ve.vl.vmrg.vsvml" => "__builtin_ve_vl_vmrg_vsvml",
5377     "llvm.ve.vl.vmrg.vsvmvl" => "__builtin_ve_vl_vmrg_vsvmvl",
5378     "llvm.ve.vl.vmrg.vvvml" => "__builtin_ve_vl_vmrg_vvvml",
5379     "llvm.ve.vl.vmrg.vvvmvl" => "__builtin_ve_vl_vmrg_vvvmvl",
5380     "llvm.ve.vl.vmrgw.vsvMl" => "__builtin_ve_vl_vmrgw_vsvMl",
5381     "llvm.ve.vl.vmrgw.vsvMvl" => "__builtin_ve_vl_vmrgw_vsvMvl",
5382     "llvm.ve.vl.vmrgw.vvvMl" => "__builtin_ve_vl_vmrgw_vvvMl",
5383     "llvm.ve.vl.vmrgw.vvvMvl" => "__builtin_ve_vl_vmrgw_vvvMvl",
5384     "llvm.ve.vl.vmulsl.vsvl" => "__builtin_ve_vl_vmulsl_vsvl",
5385     "llvm.ve.vl.vmulsl.vsvmvl" => "__builtin_ve_vl_vmulsl_vsvmvl",
5386     "llvm.ve.vl.vmulsl.vsvvl" => "__builtin_ve_vl_vmulsl_vsvvl",
5387     "llvm.ve.vl.vmulsl.vvvl" => "__builtin_ve_vl_vmulsl_vvvl",
5388     "llvm.ve.vl.vmulsl.vvvmvl" => "__builtin_ve_vl_vmulsl_vvvmvl",
5389     "llvm.ve.vl.vmulsl.vvvvl" => "__builtin_ve_vl_vmulsl_vvvvl",
5390     "llvm.ve.vl.vmulslw.vsvl" => "__builtin_ve_vl_vmulslw_vsvl",
5391     "llvm.ve.vl.vmulslw.vsvvl" => "__builtin_ve_vl_vmulslw_vsvvl",
5392     "llvm.ve.vl.vmulslw.vvvl" => "__builtin_ve_vl_vmulslw_vvvl",
5393     "llvm.ve.vl.vmulslw.vvvvl" => "__builtin_ve_vl_vmulslw_vvvvl",
5394     "llvm.ve.vl.vmulswsx.vsvl" => "__builtin_ve_vl_vmulswsx_vsvl",
5395     "llvm.ve.vl.vmulswsx.vsvmvl" => "__builtin_ve_vl_vmulswsx_vsvmvl",
5396     "llvm.ve.vl.vmulswsx.vsvvl" => "__builtin_ve_vl_vmulswsx_vsvvl",
5397     "llvm.ve.vl.vmulswsx.vvvl" => "__builtin_ve_vl_vmulswsx_vvvl",
5398     "llvm.ve.vl.vmulswsx.vvvmvl" => "__builtin_ve_vl_vmulswsx_vvvmvl",
5399     "llvm.ve.vl.vmulswsx.vvvvl" => "__builtin_ve_vl_vmulswsx_vvvvl",
5400     "llvm.ve.vl.vmulswzx.vsvl" => "__builtin_ve_vl_vmulswzx_vsvl",
5401     "llvm.ve.vl.vmulswzx.vsvmvl" => "__builtin_ve_vl_vmulswzx_vsvmvl",
5402     "llvm.ve.vl.vmulswzx.vsvvl" => "__builtin_ve_vl_vmulswzx_vsvvl",
5403     "llvm.ve.vl.vmulswzx.vvvl" => "__builtin_ve_vl_vmulswzx_vvvl",
5404     "llvm.ve.vl.vmulswzx.vvvmvl" => "__builtin_ve_vl_vmulswzx_vvvmvl",
5405     "llvm.ve.vl.vmulswzx.vvvvl" => "__builtin_ve_vl_vmulswzx_vvvvl",
5406     "llvm.ve.vl.vmulul.vsvl" => "__builtin_ve_vl_vmulul_vsvl",
5407     "llvm.ve.vl.vmulul.vsvmvl" => "__builtin_ve_vl_vmulul_vsvmvl",
5408     "llvm.ve.vl.vmulul.vsvvl" => "__builtin_ve_vl_vmulul_vsvvl",
5409     "llvm.ve.vl.vmulul.vvvl" => "__builtin_ve_vl_vmulul_vvvl",
5410     "llvm.ve.vl.vmulul.vvvmvl" => "__builtin_ve_vl_vmulul_vvvmvl",
5411     "llvm.ve.vl.vmulul.vvvvl" => "__builtin_ve_vl_vmulul_vvvvl",
5412     "llvm.ve.vl.vmuluw.vsvl" => "__builtin_ve_vl_vmuluw_vsvl",
5413     "llvm.ve.vl.vmuluw.vsvmvl" => "__builtin_ve_vl_vmuluw_vsvmvl",
5414     "llvm.ve.vl.vmuluw.vsvvl" => "__builtin_ve_vl_vmuluw_vsvvl",
5415     "llvm.ve.vl.vmuluw.vvvl" => "__builtin_ve_vl_vmuluw_vvvl",
5416     "llvm.ve.vl.vmuluw.vvvmvl" => "__builtin_ve_vl_vmuluw_vvvmvl",
5417     "llvm.ve.vl.vmuluw.vvvvl" => "__builtin_ve_vl_vmuluw_vvvvl",
5418     "llvm.ve.vl.vmv.vsvl" => "__builtin_ve_vl_vmv_vsvl",
5419     "llvm.ve.vl.vmv.vsvmvl" => "__builtin_ve_vl_vmv_vsvmvl",
5420     "llvm.ve.vl.vmv.vsvvl" => "__builtin_ve_vl_vmv_vsvvl",
5421     "llvm.ve.vl.vor.vsvl" => "__builtin_ve_vl_vor_vsvl",
5422     "llvm.ve.vl.vor.vsvmvl" => "__builtin_ve_vl_vor_vsvmvl",
5423     "llvm.ve.vl.vor.vsvvl" => "__builtin_ve_vl_vor_vsvvl",
5424     "llvm.ve.vl.vor.vvvl" => "__builtin_ve_vl_vor_vvvl",
5425     "llvm.ve.vl.vor.vvvmvl" => "__builtin_ve_vl_vor_vvvmvl",
5426     "llvm.ve.vl.vor.vvvvl" => "__builtin_ve_vl_vor_vvvvl",
5427     "llvm.ve.vl.vpcnt.vvl" => "__builtin_ve_vl_vpcnt_vvl",
5428     "llvm.ve.vl.vpcnt.vvmvl" => "__builtin_ve_vl_vpcnt_vvmvl",
5429     "llvm.ve.vl.vpcnt.vvvl" => "__builtin_ve_vl_vpcnt_vvvl",
5430     "llvm.ve.vl.vrand.vvl" => "__builtin_ve_vl_vrand_vvl",
5431     "llvm.ve.vl.vrand.vvml" => "__builtin_ve_vl_vrand_vvml",
5432     "llvm.ve.vl.vrcpd.vvl" => "__builtin_ve_vl_vrcpd_vvl",
5433     "llvm.ve.vl.vrcpd.vvvl" => "__builtin_ve_vl_vrcpd_vvvl",
5434     "llvm.ve.vl.vrcps.vvl" => "__builtin_ve_vl_vrcps_vvl",
5435     "llvm.ve.vl.vrcps.vvvl" => "__builtin_ve_vl_vrcps_vvvl",
5436     "llvm.ve.vl.vrmaxslfst.vvl" => "__builtin_ve_vl_vrmaxslfst_vvl",
5437     "llvm.ve.vl.vrmaxslfst.vvvl" => "__builtin_ve_vl_vrmaxslfst_vvvl",
5438     "llvm.ve.vl.vrmaxsllst.vvl" => "__builtin_ve_vl_vrmaxsllst_vvl",
5439     "llvm.ve.vl.vrmaxsllst.vvvl" => "__builtin_ve_vl_vrmaxsllst_vvvl",
5440     "llvm.ve.vl.vrmaxswfstsx.vvl" => "__builtin_ve_vl_vrmaxswfstsx_vvl",
5441     "llvm.ve.vl.vrmaxswfstsx.vvvl" => "__builtin_ve_vl_vrmaxswfstsx_vvvl",
5442     "llvm.ve.vl.vrmaxswfstzx.vvl" => "__builtin_ve_vl_vrmaxswfstzx_vvl",
5443     "llvm.ve.vl.vrmaxswfstzx.vvvl" => "__builtin_ve_vl_vrmaxswfstzx_vvvl",
5444     "llvm.ve.vl.vrmaxswlstsx.vvl" => "__builtin_ve_vl_vrmaxswlstsx_vvl",
5445     "llvm.ve.vl.vrmaxswlstsx.vvvl" => "__builtin_ve_vl_vrmaxswlstsx_vvvl",
5446     "llvm.ve.vl.vrmaxswlstzx.vvl" => "__builtin_ve_vl_vrmaxswlstzx_vvl",
5447     "llvm.ve.vl.vrmaxswlstzx.vvvl" => "__builtin_ve_vl_vrmaxswlstzx_vvvl",
5448     "llvm.ve.vl.vrminslfst.vvl" => "__builtin_ve_vl_vrminslfst_vvl",
5449     "llvm.ve.vl.vrminslfst.vvvl" => "__builtin_ve_vl_vrminslfst_vvvl",
5450     "llvm.ve.vl.vrminsllst.vvl" => "__builtin_ve_vl_vrminsllst_vvl",
5451     "llvm.ve.vl.vrminsllst.vvvl" => "__builtin_ve_vl_vrminsllst_vvvl",
5452     "llvm.ve.vl.vrminswfstsx.vvl" => "__builtin_ve_vl_vrminswfstsx_vvl",
5453     "llvm.ve.vl.vrminswfstsx.vvvl" => "__builtin_ve_vl_vrminswfstsx_vvvl",
5454     "llvm.ve.vl.vrminswfstzx.vvl" => "__builtin_ve_vl_vrminswfstzx_vvl",
5455     "llvm.ve.vl.vrminswfstzx.vvvl" => "__builtin_ve_vl_vrminswfstzx_vvvl",
5456     "llvm.ve.vl.vrminswlstsx.vvl" => "__builtin_ve_vl_vrminswlstsx_vvl",
5457     "llvm.ve.vl.vrminswlstsx.vvvl" => "__builtin_ve_vl_vrminswlstsx_vvvl",
5458     "llvm.ve.vl.vrminswlstzx.vvl" => "__builtin_ve_vl_vrminswlstzx_vvl",
5459     "llvm.ve.vl.vrminswlstzx.vvvl" => "__builtin_ve_vl_vrminswlstzx_vvvl",
5460     "llvm.ve.vl.vror.vvl" => "__builtin_ve_vl_vror_vvl",
5461     "llvm.ve.vl.vror.vvml" => "__builtin_ve_vl_vror_vvml",
5462     "llvm.ve.vl.vrsqrtd.vvl" => "__builtin_ve_vl_vrsqrtd_vvl",
5463     "llvm.ve.vl.vrsqrtd.vvvl" => "__builtin_ve_vl_vrsqrtd_vvvl",
5464     "llvm.ve.vl.vrsqrtdnex.vvl" => "__builtin_ve_vl_vrsqrtdnex_vvl",
5465     "llvm.ve.vl.vrsqrtdnex.vvvl" => "__builtin_ve_vl_vrsqrtdnex_vvvl",
5466     "llvm.ve.vl.vrsqrts.vvl" => "__builtin_ve_vl_vrsqrts_vvl",
5467     "llvm.ve.vl.vrsqrts.vvvl" => "__builtin_ve_vl_vrsqrts_vvvl",
5468     "llvm.ve.vl.vrsqrtsnex.vvl" => "__builtin_ve_vl_vrsqrtsnex_vvl",
5469     "llvm.ve.vl.vrsqrtsnex.vvvl" => "__builtin_ve_vl_vrsqrtsnex_vvvl",
5470     "llvm.ve.vl.vrxor.vvl" => "__builtin_ve_vl_vrxor_vvl",
5471     "llvm.ve.vl.vrxor.vvml" => "__builtin_ve_vl_vrxor_vvml",
5472     "llvm.ve.vl.vsc.vvssl" => "__builtin_ve_vl_vsc_vvssl",
5473     "llvm.ve.vl.vsc.vvssml" => "__builtin_ve_vl_vsc_vvssml",
5474     "llvm.ve.vl.vscl.vvssl" => "__builtin_ve_vl_vscl_vvssl",
5475     "llvm.ve.vl.vscl.vvssml" => "__builtin_ve_vl_vscl_vvssml",
5476     "llvm.ve.vl.vsclnc.vvssl" => "__builtin_ve_vl_vsclnc_vvssl",
5477     "llvm.ve.vl.vsclnc.vvssml" => "__builtin_ve_vl_vsclnc_vvssml",
5478     "llvm.ve.vl.vsclncot.vvssl" => "__builtin_ve_vl_vsclncot_vvssl",
5479     "llvm.ve.vl.vsclncot.vvssml" => "__builtin_ve_vl_vsclncot_vvssml",
5480     "llvm.ve.vl.vsclot.vvssl" => "__builtin_ve_vl_vsclot_vvssl",
5481     "llvm.ve.vl.vsclot.vvssml" => "__builtin_ve_vl_vsclot_vvssml",
5482     "llvm.ve.vl.vscnc.vvssl" => "__builtin_ve_vl_vscnc_vvssl",
5483     "llvm.ve.vl.vscnc.vvssml" => "__builtin_ve_vl_vscnc_vvssml",
5484     "llvm.ve.vl.vscncot.vvssl" => "__builtin_ve_vl_vscncot_vvssl",
5485     "llvm.ve.vl.vscncot.vvssml" => "__builtin_ve_vl_vscncot_vvssml",
5486     "llvm.ve.vl.vscot.vvssl" => "__builtin_ve_vl_vscot_vvssl",
5487     "llvm.ve.vl.vscot.vvssml" => "__builtin_ve_vl_vscot_vvssml",
5488     "llvm.ve.vl.vscu.vvssl" => "__builtin_ve_vl_vscu_vvssl",
5489     "llvm.ve.vl.vscu.vvssml" => "__builtin_ve_vl_vscu_vvssml",
5490     "llvm.ve.vl.vscunc.vvssl" => "__builtin_ve_vl_vscunc_vvssl",
5491     "llvm.ve.vl.vscunc.vvssml" => "__builtin_ve_vl_vscunc_vvssml",
5492     "llvm.ve.vl.vscuncot.vvssl" => "__builtin_ve_vl_vscuncot_vvssl",
5493     "llvm.ve.vl.vscuncot.vvssml" => "__builtin_ve_vl_vscuncot_vvssml",
5494     "llvm.ve.vl.vscuot.vvssl" => "__builtin_ve_vl_vscuot_vvssl",
5495     "llvm.ve.vl.vscuot.vvssml" => "__builtin_ve_vl_vscuot_vvssml",
5496     "llvm.ve.vl.vseq.vl" => "__builtin_ve_vl_vseq_vl",
5497     "llvm.ve.vl.vseq.vvl" => "__builtin_ve_vl_vseq_vvl",
5498     "llvm.ve.vl.vsfa.vvssl" => "__builtin_ve_vl_vsfa_vvssl",
5499     "llvm.ve.vl.vsfa.vvssmvl" => "__builtin_ve_vl_vsfa_vvssmvl",
5500     "llvm.ve.vl.vsfa.vvssvl" => "__builtin_ve_vl_vsfa_vvssvl",
5501     "llvm.ve.vl.vshf.vvvsl" => "__builtin_ve_vl_vshf_vvvsl",
5502     "llvm.ve.vl.vshf.vvvsvl" => "__builtin_ve_vl_vshf_vvvsvl",
5503     "llvm.ve.vl.vslal.vvsl" => "__builtin_ve_vl_vslal_vvsl",
5504     "llvm.ve.vl.vslal.vvsmvl" => "__builtin_ve_vl_vslal_vvsmvl",
5505     "llvm.ve.vl.vslal.vvsvl" => "__builtin_ve_vl_vslal_vvsvl",
5506     "llvm.ve.vl.vslal.vvvl" => "__builtin_ve_vl_vslal_vvvl",
5507     "llvm.ve.vl.vslal.vvvmvl" => "__builtin_ve_vl_vslal_vvvmvl",
5508     "llvm.ve.vl.vslal.vvvvl" => "__builtin_ve_vl_vslal_vvvvl",
5509     "llvm.ve.vl.vslawsx.vvsl" => "__builtin_ve_vl_vslawsx_vvsl",
5510     "llvm.ve.vl.vslawsx.vvsmvl" => "__builtin_ve_vl_vslawsx_vvsmvl",
5511     "llvm.ve.vl.vslawsx.vvsvl" => "__builtin_ve_vl_vslawsx_vvsvl",
5512     "llvm.ve.vl.vslawsx.vvvl" => "__builtin_ve_vl_vslawsx_vvvl",
5513     "llvm.ve.vl.vslawsx.vvvmvl" => "__builtin_ve_vl_vslawsx_vvvmvl",
5514     "llvm.ve.vl.vslawsx.vvvvl" => "__builtin_ve_vl_vslawsx_vvvvl",
5515     "llvm.ve.vl.vslawzx.vvsl" => "__builtin_ve_vl_vslawzx_vvsl",
5516     "llvm.ve.vl.vslawzx.vvsmvl" => "__builtin_ve_vl_vslawzx_vvsmvl",
5517     "llvm.ve.vl.vslawzx.vvsvl" => "__builtin_ve_vl_vslawzx_vvsvl",
5518     "llvm.ve.vl.vslawzx.vvvl" => "__builtin_ve_vl_vslawzx_vvvl",
5519     "llvm.ve.vl.vslawzx.vvvmvl" => "__builtin_ve_vl_vslawzx_vvvmvl",
5520     "llvm.ve.vl.vslawzx.vvvvl" => "__builtin_ve_vl_vslawzx_vvvvl",
5521     "llvm.ve.vl.vsll.vvsl" => "__builtin_ve_vl_vsll_vvsl",
5522     "llvm.ve.vl.vsll.vvsmvl" => "__builtin_ve_vl_vsll_vvsmvl",
5523     "llvm.ve.vl.vsll.vvsvl" => "__builtin_ve_vl_vsll_vvsvl",
5524     "llvm.ve.vl.vsll.vvvl" => "__builtin_ve_vl_vsll_vvvl",
5525     "llvm.ve.vl.vsll.vvvmvl" => "__builtin_ve_vl_vsll_vvvmvl",
5526     "llvm.ve.vl.vsll.vvvvl" => "__builtin_ve_vl_vsll_vvvvl",
5527     "llvm.ve.vl.vsral.vvsl" => "__builtin_ve_vl_vsral_vvsl",
5528     "llvm.ve.vl.vsral.vvsmvl" => "__builtin_ve_vl_vsral_vvsmvl",
5529     "llvm.ve.vl.vsral.vvsvl" => "__builtin_ve_vl_vsral_vvsvl",
5530     "llvm.ve.vl.vsral.vvvl" => "__builtin_ve_vl_vsral_vvvl",
5531     "llvm.ve.vl.vsral.vvvmvl" => "__builtin_ve_vl_vsral_vvvmvl",
5532     "llvm.ve.vl.vsral.vvvvl" => "__builtin_ve_vl_vsral_vvvvl",
5533     "llvm.ve.vl.vsrawsx.vvsl" => "__builtin_ve_vl_vsrawsx_vvsl",
5534     "llvm.ve.vl.vsrawsx.vvsmvl" => "__builtin_ve_vl_vsrawsx_vvsmvl",
5535     "llvm.ve.vl.vsrawsx.vvsvl" => "__builtin_ve_vl_vsrawsx_vvsvl",
5536     "llvm.ve.vl.vsrawsx.vvvl" => "__builtin_ve_vl_vsrawsx_vvvl",
5537     "llvm.ve.vl.vsrawsx.vvvmvl" => "__builtin_ve_vl_vsrawsx_vvvmvl",
5538     "llvm.ve.vl.vsrawsx.vvvvl" => "__builtin_ve_vl_vsrawsx_vvvvl",
5539     "llvm.ve.vl.vsrawzx.vvsl" => "__builtin_ve_vl_vsrawzx_vvsl",
5540     "llvm.ve.vl.vsrawzx.vvsmvl" => "__builtin_ve_vl_vsrawzx_vvsmvl",
5541     "llvm.ve.vl.vsrawzx.vvsvl" => "__builtin_ve_vl_vsrawzx_vvsvl",
5542     "llvm.ve.vl.vsrawzx.vvvl" => "__builtin_ve_vl_vsrawzx_vvvl",
5543     "llvm.ve.vl.vsrawzx.vvvmvl" => "__builtin_ve_vl_vsrawzx_vvvmvl",
5544     "llvm.ve.vl.vsrawzx.vvvvl" => "__builtin_ve_vl_vsrawzx_vvvvl",
5545     "llvm.ve.vl.vsrl.vvsl" => "__builtin_ve_vl_vsrl_vvsl",
5546     "llvm.ve.vl.vsrl.vvsmvl" => "__builtin_ve_vl_vsrl_vvsmvl",
5547     "llvm.ve.vl.vsrl.vvsvl" => "__builtin_ve_vl_vsrl_vvsvl",
5548     "llvm.ve.vl.vsrl.vvvl" => "__builtin_ve_vl_vsrl_vvvl",
5549     "llvm.ve.vl.vsrl.vvvmvl" => "__builtin_ve_vl_vsrl_vvvmvl",
5550     "llvm.ve.vl.vsrl.vvvvl" => "__builtin_ve_vl_vsrl_vvvvl",
5551     "llvm.ve.vl.vst.vssl" => "__builtin_ve_vl_vst_vssl",
5552     "llvm.ve.vl.vst.vssml" => "__builtin_ve_vl_vst_vssml",
5553     "llvm.ve.vl.vst2d.vssl" => "__builtin_ve_vl_vst2d_vssl",
5554     "llvm.ve.vl.vst2d.vssml" => "__builtin_ve_vl_vst2d_vssml",
5555     "llvm.ve.vl.vst2dnc.vssl" => "__builtin_ve_vl_vst2dnc_vssl",
5556     "llvm.ve.vl.vst2dnc.vssml" => "__builtin_ve_vl_vst2dnc_vssml",
5557     "llvm.ve.vl.vst2dncot.vssl" => "__builtin_ve_vl_vst2dncot_vssl",
5558     "llvm.ve.vl.vst2dncot.vssml" => "__builtin_ve_vl_vst2dncot_vssml",
5559     "llvm.ve.vl.vst2dot.vssl" => "__builtin_ve_vl_vst2dot_vssl",
5560     "llvm.ve.vl.vst2dot.vssml" => "__builtin_ve_vl_vst2dot_vssml",
5561     "llvm.ve.vl.vstl.vssl" => "__builtin_ve_vl_vstl_vssl",
5562     "llvm.ve.vl.vstl.vssml" => "__builtin_ve_vl_vstl_vssml",
5563     "llvm.ve.vl.vstl2d.vssl" => "__builtin_ve_vl_vstl2d_vssl",
5564     "llvm.ve.vl.vstl2d.vssml" => "__builtin_ve_vl_vstl2d_vssml",
5565     "llvm.ve.vl.vstl2dnc.vssl" => "__builtin_ve_vl_vstl2dnc_vssl",
5566     "llvm.ve.vl.vstl2dnc.vssml" => "__builtin_ve_vl_vstl2dnc_vssml",
5567     "llvm.ve.vl.vstl2dncot.vssl" => "__builtin_ve_vl_vstl2dncot_vssl",
5568     "llvm.ve.vl.vstl2dncot.vssml" => "__builtin_ve_vl_vstl2dncot_vssml",
5569     "llvm.ve.vl.vstl2dot.vssl" => "__builtin_ve_vl_vstl2dot_vssl",
5570     "llvm.ve.vl.vstl2dot.vssml" => "__builtin_ve_vl_vstl2dot_vssml",
5571     "llvm.ve.vl.vstlnc.vssl" => "__builtin_ve_vl_vstlnc_vssl",
5572     "llvm.ve.vl.vstlnc.vssml" => "__builtin_ve_vl_vstlnc_vssml",
5573     "llvm.ve.vl.vstlncot.vssl" => "__builtin_ve_vl_vstlncot_vssl",
5574     "llvm.ve.vl.vstlncot.vssml" => "__builtin_ve_vl_vstlncot_vssml",
5575     "llvm.ve.vl.vstlot.vssl" => "__builtin_ve_vl_vstlot_vssl",
5576     "llvm.ve.vl.vstlot.vssml" => "__builtin_ve_vl_vstlot_vssml",
5577     "llvm.ve.vl.vstnc.vssl" => "__builtin_ve_vl_vstnc_vssl",
5578     "llvm.ve.vl.vstnc.vssml" => "__builtin_ve_vl_vstnc_vssml",
5579     "llvm.ve.vl.vstncot.vssl" => "__builtin_ve_vl_vstncot_vssl",
5580     "llvm.ve.vl.vstncot.vssml" => "__builtin_ve_vl_vstncot_vssml",
5581     "llvm.ve.vl.vstot.vssl" => "__builtin_ve_vl_vstot_vssl",
5582     "llvm.ve.vl.vstot.vssml" => "__builtin_ve_vl_vstot_vssml",
5583     "llvm.ve.vl.vstu.vssl" => "__builtin_ve_vl_vstu_vssl",
5584     "llvm.ve.vl.vstu.vssml" => "__builtin_ve_vl_vstu_vssml",
5585     "llvm.ve.vl.vstu2d.vssl" => "__builtin_ve_vl_vstu2d_vssl",
5586     "llvm.ve.vl.vstu2d.vssml" => "__builtin_ve_vl_vstu2d_vssml",
5587     "llvm.ve.vl.vstu2dnc.vssl" => "__builtin_ve_vl_vstu2dnc_vssl",
5588     "llvm.ve.vl.vstu2dnc.vssml" => "__builtin_ve_vl_vstu2dnc_vssml",
5589     "llvm.ve.vl.vstu2dncot.vssl" => "__builtin_ve_vl_vstu2dncot_vssl",
5590     "llvm.ve.vl.vstu2dncot.vssml" => "__builtin_ve_vl_vstu2dncot_vssml",
5591     "llvm.ve.vl.vstu2dot.vssl" => "__builtin_ve_vl_vstu2dot_vssl",
5592     "llvm.ve.vl.vstu2dot.vssml" => "__builtin_ve_vl_vstu2dot_vssml",
5593     "llvm.ve.vl.vstunc.vssl" => "__builtin_ve_vl_vstunc_vssl",
5594     "llvm.ve.vl.vstunc.vssml" => "__builtin_ve_vl_vstunc_vssml",
5595     "llvm.ve.vl.vstuncot.vssl" => "__builtin_ve_vl_vstuncot_vssl",
5596     "llvm.ve.vl.vstuncot.vssml" => "__builtin_ve_vl_vstuncot_vssml",
5597     "llvm.ve.vl.vstuot.vssl" => "__builtin_ve_vl_vstuot_vssl",
5598     "llvm.ve.vl.vstuot.vssml" => "__builtin_ve_vl_vstuot_vssml",
5599     "llvm.ve.vl.vsubsl.vsvl" => "__builtin_ve_vl_vsubsl_vsvl",
5600     "llvm.ve.vl.vsubsl.vsvmvl" => "__builtin_ve_vl_vsubsl_vsvmvl",
5601     "llvm.ve.vl.vsubsl.vsvvl" => "__builtin_ve_vl_vsubsl_vsvvl",
5602     "llvm.ve.vl.vsubsl.vvvl" => "__builtin_ve_vl_vsubsl_vvvl",
5603     "llvm.ve.vl.vsubsl.vvvmvl" => "__builtin_ve_vl_vsubsl_vvvmvl",
5604     "llvm.ve.vl.vsubsl.vvvvl" => "__builtin_ve_vl_vsubsl_vvvvl",
5605     "llvm.ve.vl.vsubswsx.vsvl" => "__builtin_ve_vl_vsubswsx_vsvl",
5606     "llvm.ve.vl.vsubswsx.vsvmvl" => "__builtin_ve_vl_vsubswsx_vsvmvl",
5607     "llvm.ve.vl.vsubswsx.vsvvl" => "__builtin_ve_vl_vsubswsx_vsvvl",
5608     "llvm.ve.vl.vsubswsx.vvvl" => "__builtin_ve_vl_vsubswsx_vvvl",
5609     "llvm.ve.vl.vsubswsx.vvvmvl" => "__builtin_ve_vl_vsubswsx_vvvmvl",
5610     "llvm.ve.vl.vsubswsx.vvvvl" => "__builtin_ve_vl_vsubswsx_vvvvl",
5611     "llvm.ve.vl.vsubswzx.vsvl" => "__builtin_ve_vl_vsubswzx_vsvl",
5612     "llvm.ve.vl.vsubswzx.vsvmvl" => "__builtin_ve_vl_vsubswzx_vsvmvl",
5613     "llvm.ve.vl.vsubswzx.vsvvl" => "__builtin_ve_vl_vsubswzx_vsvvl",
5614     "llvm.ve.vl.vsubswzx.vvvl" => "__builtin_ve_vl_vsubswzx_vvvl",
5615     "llvm.ve.vl.vsubswzx.vvvmvl" => "__builtin_ve_vl_vsubswzx_vvvmvl",
5616     "llvm.ve.vl.vsubswzx.vvvvl" => "__builtin_ve_vl_vsubswzx_vvvvl",
5617     "llvm.ve.vl.vsubul.vsvl" => "__builtin_ve_vl_vsubul_vsvl",
5618     "llvm.ve.vl.vsubul.vsvmvl" => "__builtin_ve_vl_vsubul_vsvmvl",
5619     "llvm.ve.vl.vsubul.vsvvl" => "__builtin_ve_vl_vsubul_vsvvl",
5620     "llvm.ve.vl.vsubul.vvvl" => "__builtin_ve_vl_vsubul_vvvl",
5621     "llvm.ve.vl.vsubul.vvvmvl" => "__builtin_ve_vl_vsubul_vvvmvl",
5622     "llvm.ve.vl.vsubul.vvvvl" => "__builtin_ve_vl_vsubul_vvvvl",
5623     "llvm.ve.vl.vsubuw.vsvl" => "__builtin_ve_vl_vsubuw_vsvl",
5624     "llvm.ve.vl.vsubuw.vsvmvl" => "__builtin_ve_vl_vsubuw_vsvmvl",
5625     "llvm.ve.vl.vsubuw.vsvvl" => "__builtin_ve_vl_vsubuw_vsvvl",
5626     "llvm.ve.vl.vsubuw.vvvl" => "__builtin_ve_vl_vsubuw_vvvl",
5627     "llvm.ve.vl.vsubuw.vvvmvl" => "__builtin_ve_vl_vsubuw_vvvmvl",
5628     "llvm.ve.vl.vsubuw.vvvvl" => "__builtin_ve_vl_vsubuw_vvvvl",
5629     "llvm.ve.vl.vsuml.vvl" => "__builtin_ve_vl_vsuml_vvl",
5630     "llvm.ve.vl.vsuml.vvml" => "__builtin_ve_vl_vsuml_vvml",
5631     "llvm.ve.vl.vsumwsx.vvl" => "__builtin_ve_vl_vsumwsx_vvl",
5632     "llvm.ve.vl.vsumwsx.vvml" => "__builtin_ve_vl_vsumwsx_vvml",
5633     "llvm.ve.vl.vsumwzx.vvl" => "__builtin_ve_vl_vsumwzx_vvl",
5634     "llvm.ve.vl.vsumwzx.vvml" => "__builtin_ve_vl_vsumwzx_vvml",
5635     "llvm.ve.vl.vxor.vsvl" => "__builtin_ve_vl_vxor_vsvl",
5636     "llvm.ve.vl.vxor.vsvmvl" => "__builtin_ve_vl_vxor_vsvmvl",
5637     "llvm.ve.vl.vxor.vsvvl" => "__builtin_ve_vl_vxor_vsvvl",
5638     "llvm.ve.vl.vxor.vvvl" => "__builtin_ve_vl_vxor_vvvl",
5639     "llvm.ve.vl.vxor.vvvmvl" => "__builtin_ve_vl_vxor_vvvmvl",
5640     "llvm.ve.vl.vxor.vvvvl" => "__builtin_ve_vl_vxor_vvvvl",
5641     "llvm.ve.vl.xorm.MMM" => "__builtin_ve_vl_xorm_MMM",
5642     "llvm.ve.vl.xorm.mmm" => "__builtin_ve_vl_xorm_mmm",
5643     // x86
5644     "llvm.x86.3dnow.pavgusb" => "__builtin_ia32_pavgusb",
5645     "llvm.x86.3dnow.pf2id" => "__builtin_ia32_pf2id",
5646     "llvm.x86.3dnow.pfacc" => "__builtin_ia32_pfacc",
5647     "llvm.x86.3dnow.pfadd" => "__builtin_ia32_pfadd",
5648     "llvm.x86.3dnow.pfcmpeq" => "__builtin_ia32_pfcmpeq",
5649     "llvm.x86.3dnow.pfcmpge" => "__builtin_ia32_pfcmpge",
5650     "llvm.x86.3dnow.pfcmpgt" => "__builtin_ia32_pfcmpgt",
5651     "llvm.x86.3dnow.pfmax" => "__builtin_ia32_pfmax",
5652     "llvm.x86.3dnow.pfmin" => "__builtin_ia32_pfmin",
5653     "llvm.x86.3dnow.pfmul" => "__builtin_ia32_pfmul",
5654     "llvm.x86.3dnow.pfrcp" => "__builtin_ia32_pfrcp",
5655     "llvm.x86.3dnow.pfrcpit1" => "__builtin_ia32_pfrcpit1",
5656     "llvm.x86.3dnow.pfrcpit2" => "__builtin_ia32_pfrcpit2",
5657     "llvm.x86.3dnow.pfrsqit1" => "__builtin_ia32_pfrsqit1",
5658     "llvm.x86.3dnow.pfrsqrt" => "__builtin_ia32_pfrsqrt",
5659     "llvm.x86.3dnow.pfsub" => "__builtin_ia32_pfsub",
5660     "llvm.x86.3dnow.pfsubr" => "__builtin_ia32_pfsubr",
5661     "llvm.x86.3dnow.pi2fd" => "__builtin_ia32_pi2fd",
5662     "llvm.x86.3dnow.pmulhrw" => "__builtin_ia32_pmulhrw",
5663     "llvm.x86.3dnowa.pf2iw" => "__builtin_ia32_pf2iw",
5664     "llvm.x86.3dnowa.pfnacc" => "__builtin_ia32_pfnacc",
5665     "llvm.x86.3dnowa.pfpnacc" => "__builtin_ia32_pfpnacc",
5666     "llvm.x86.3dnowa.pi2fw" => "__builtin_ia32_pi2fw",
5667     "llvm.x86.aadd32" => "__builtin_ia32_aadd32",
5668     "llvm.x86.aadd64" => "__builtin_ia32_aadd64",
5669     "llvm.x86.aand32" => "__builtin_ia32_aand32",
5670     "llvm.x86.aand64" => "__builtin_ia32_aand64",
5671     "llvm.x86.addcarry.u32" => "__builtin_ia32_addcarry_u32",
5672     "llvm.x86.addcarry.u64" => "__builtin_ia32_addcarry_u64",
5673     "llvm.x86.addcarryx.u32" => "__builtin_ia32_addcarryx_u32",
5674     "llvm.x86.addcarryx.u64" => "__builtin_ia32_addcarryx_u64",
5675     "llvm.x86.aesni.aesdec" => "__builtin_ia32_aesdec128",
5676     "llvm.x86.aesni.aesdec.256" => "__builtin_ia32_aesdec256",
5677     "llvm.x86.aesni.aesdec.512" => "__builtin_ia32_aesdec512",
5678     "llvm.x86.aesni.aesdeclast" => "__builtin_ia32_aesdeclast128",
5679     "llvm.x86.aesni.aesdeclast.256" => "__builtin_ia32_aesdeclast256",
5680     "llvm.x86.aesni.aesdeclast.512" => "__builtin_ia32_aesdeclast512",
5681     "llvm.x86.aesni.aesenc" => "__builtin_ia32_aesenc128",
5682     "llvm.x86.aesni.aesenc.256" => "__builtin_ia32_aesenc256",
5683     "llvm.x86.aesni.aesenc.512" => "__builtin_ia32_aesenc512",
5684     "llvm.x86.aesni.aesenclast" => "__builtin_ia32_aesenclast128",
5685     "llvm.x86.aesni.aesenclast.256" => "__builtin_ia32_aesenclast256",
5686     "llvm.x86.aesni.aesenclast.512" => "__builtin_ia32_aesenclast512",
5687     "llvm.x86.aesni.aesimc" => "__builtin_ia32_aesimc128",
5688     "llvm.x86.aesni.aeskeygenassist" => "__builtin_ia32_aeskeygenassist128",
5689     "llvm.x86.aor32" => "__builtin_ia32_aor32",
5690     "llvm.x86.aor64" => "__builtin_ia32_aor64",
5691     "llvm.x86.avx.addsub.pd.256" => "__builtin_ia32_addsubpd256",
5692     "llvm.x86.avx.addsub.ps.256" => "__builtin_ia32_addsubps256",
5693     "llvm.x86.avx.blend.pd.256" => "__builtin_ia32_blendpd256",
5694     "llvm.x86.avx.blend.ps.256" => "__builtin_ia32_blendps256",
5695     "llvm.x86.avx.blendv.pd.256" => "__builtin_ia32_blendvpd256",
5696     "llvm.x86.avx.blendv.ps.256" => "__builtin_ia32_blendvps256",
5697     "llvm.x86.avx.cmp.pd.256" => "__builtin_ia32_cmppd256",
5698     "llvm.x86.avx.cmp.ps.256" => "__builtin_ia32_cmpps256",
5699     "llvm.x86.avx.cvt.pd2.ps.256" => "__builtin_ia32_cvtpd2ps256",
5700     "llvm.x86.avx.cvt.pd2dq.256" => "__builtin_ia32_cvtpd2dq256",
5701     "llvm.x86.avx.cvt.ps2.pd.256" => "__builtin_ia32_cvtps2pd256",
5702     "llvm.x86.avx.cvt.ps2dq.256" => "__builtin_ia32_cvtps2dq256",
5703     "llvm.x86.avx.cvtdq2.pd.256" => "__builtin_ia32_cvtdq2pd256",
5704     "llvm.x86.avx.cvtdq2.ps.256" => "__builtin_ia32_cvtdq2ps256",
5705     "llvm.x86.avx.cvtt.pd2dq.256" => "__builtin_ia32_cvttpd2dq256",
5706     "llvm.x86.avx.cvtt.ps2dq.256" => "__builtin_ia32_cvttps2dq256",
5707     "llvm.x86.avx.dp.ps.256" => "__builtin_ia32_dpps256",
5708     "llvm.x86.avx.hadd.pd.256" => "__builtin_ia32_haddpd256",
5709     "llvm.x86.avx.hadd.ps.256" => "__builtin_ia32_haddps256",
5710     "llvm.x86.avx.hsub.pd.256" => "__builtin_ia32_hsubpd256",
5711     "llvm.x86.avx.hsub.ps.256" => "__builtin_ia32_hsubps256",
5712     "llvm.x86.avx.ldu.dq.256" => "__builtin_ia32_lddqu256",
5713     "llvm.x86.avx.maskload.pd" => "__builtin_ia32_maskloadpd",
5714     "llvm.x86.avx.maskload.pd.256" => "__builtin_ia32_maskloadpd256",
5715     "llvm.x86.avx.maskload.ps" => "__builtin_ia32_maskloadps",
5716     "llvm.x86.avx.maskload.ps.256" => "__builtin_ia32_maskloadps256",
5717     "llvm.x86.avx.maskstore.pd" => "__builtin_ia32_maskstorepd",
5718     "llvm.x86.avx.maskstore.pd.256" => "__builtin_ia32_maskstorepd256",
5719     "llvm.x86.avx.maskstore.ps" => "__builtin_ia32_maskstoreps",
5720     "llvm.x86.avx.maskstore.ps.256" => "__builtin_ia32_maskstoreps256",
5721     "llvm.x86.avx.max.pd.256" => "__builtin_ia32_maxpd256",
5722     "llvm.x86.avx.max.ps.256" => "__builtin_ia32_maxps256",
5723     "llvm.x86.avx.min.pd.256" => "__builtin_ia32_minpd256",
5724     "llvm.x86.avx.min.ps.256" => "__builtin_ia32_minps256",
5725     "llvm.x86.avx.movmsk.pd.256" => "__builtin_ia32_movmskpd256",
5726     "llvm.x86.avx.movmsk.ps.256" => "__builtin_ia32_movmskps256",
5727     "llvm.x86.avx.ptestc.256" => "__builtin_ia32_ptestc256",
5728     "llvm.x86.avx.ptestnzc.256" => "__builtin_ia32_ptestnzc256",
5729     "llvm.x86.avx.ptestz.256" => "__builtin_ia32_ptestz256",
5730     "llvm.x86.avx.rcp.ps.256" => "__builtin_ia32_rcpps256",
5731     "llvm.x86.avx.round.pd.256" => "__builtin_ia32_roundpd256",
5732     "llvm.x86.avx.round.ps.256" => "__builtin_ia32_roundps256",
5733     "llvm.x86.avx.rsqrt.ps.256" => "__builtin_ia32_rsqrtps256",
5734     "llvm.x86.avx.sqrt.pd.256" => "__builtin_ia32_sqrtpd256",
5735     "llvm.x86.avx.sqrt.ps.256" => "__builtin_ia32_sqrtps256",
5736     "llvm.x86.avx.storeu.dq.256" => "__builtin_ia32_storedqu256",
5737     "llvm.x86.avx.storeu.pd.256" => "__builtin_ia32_storeupd256",
5738     "llvm.x86.avx.storeu.ps.256" => "__builtin_ia32_storeups256",
5739     "llvm.x86.avx.vbroadcastf128.pd.256" => "__builtin_ia32_vbroadcastf128_pd256",
5740     "llvm.x86.avx.vbroadcastf128.ps.256" => "__builtin_ia32_vbroadcastf128_ps256",
5741     "llvm.x86.avx.vextractf128.pd.256" => "__builtin_ia32_vextractf128_pd256",
5742     "llvm.x86.avx.vextractf128.ps.256" => "__builtin_ia32_vextractf128_ps256",
5743     "llvm.x86.avx.vextractf128.si.256" => "__builtin_ia32_vextractf128_si256",
5744     "llvm.x86.avx.vinsertf128.pd.256" => "__builtin_ia32_vinsertf128_pd256",
5745     "llvm.x86.avx.vinsertf128.ps.256" => "__builtin_ia32_vinsertf128_ps256",
5746     "llvm.x86.avx.vinsertf128.si.256" => "__builtin_ia32_vinsertf128_si256",
5747     "llvm.x86.avx.vperm2f128.pd.256" => "__builtin_ia32_vperm2f128_pd256",
5748     "llvm.x86.avx.vperm2f128.ps.256" => "__builtin_ia32_vperm2f128_ps256",
5749     "llvm.x86.avx.vperm2f128.si.256" => "__builtin_ia32_vperm2f128_si256",
5750     "llvm.x86.avx.vpermilvar.pd" => "__builtin_ia32_vpermilvarpd",
5751     "llvm.x86.avx.vpermilvar.pd.256" => "__builtin_ia32_vpermilvarpd256",
5752     "llvm.x86.avx.vpermilvar.ps" => "__builtin_ia32_vpermilvarps",
5753     "llvm.x86.avx.vpermilvar.ps.256" => "__builtin_ia32_vpermilvarps256",
5754     "llvm.x86.avx.vtestc.pd" => "__builtin_ia32_vtestcpd",
5755     "llvm.x86.avx.vtestc.pd.256" => "__builtin_ia32_vtestcpd256",
5756     "llvm.x86.avx.vtestc.ps" => "__builtin_ia32_vtestcps",
5757     "llvm.x86.avx.vtestc.ps.256" => "__builtin_ia32_vtestcps256",
5758     "llvm.x86.avx.vtestnzc.pd" => "__builtin_ia32_vtestnzcpd",
5759     "llvm.x86.avx.vtestnzc.pd.256" => "__builtin_ia32_vtestnzcpd256",
5760     "llvm.x86.avx.vtestnzc.ps" => "__builtin_ia32_vtestnzcps",
5761     "llvm.x86.avx.vtestnzc.ps.256" => "__builtin_ia32_vtestnzcps256",
5762     "llvm.x86.avx.vtestz.pd" => "__builtin_ia32_vtestzpd",
5763     "llvm.x86.avx.vtestz.pd.256" => "__builtin_ia32_vtestzpd256",
5764     "llvm.x86.avx.vtestz.ps" => "__builtin_ia32_vtestzps",
5765     "llvm.x86.avx.vtestz.ps.256" => "__builtin_ia32_vtestzps256",
5766     "llvm.x86.avx.vzeroall" => "__builtin_ia32_vzeroall",
5767     "llvm.x86.avx.vzeroupper" => "__builtin_ia32_vzeroupper",
5768     "llvm.x86.avx2.gather.d.d" => "__builtin_ia32_gatherd_d",
5769     "llvm.x86.avx2.gather.d.d.256" => "__builtin_ia32_gatherd_d256",
5770     "llvm.x86.avx2.gather.d.pd" => "__builtin_ia32_gatherd_pd",
5771     "llvm.x86.avx2.gather.d.pd.256" => "__builtin_ia32_gatherd_pd256",
5772     "llvm.x86.avx2.gather.d.ps" => "__builtin_ia32_gatherd_ps",
5773     "llvm.x86.avx2.gather.d.ps.256" => "__builtin_ia32_gatherd_ps256",
5774     "llvm.x86.avx2.gather.d.q" => "__builtin_ia32_gatherd_q",
5775     "llvm.x86.avx2.gather.d.q.256" => "__builtin_ia32_gatherd_q256",
5776     "llvm.x86.avx2.gather.q.d" => "__builtin_ia32_gatherq_d",
5777     "llvm.x86.avx2.gather.q.d.256" => "__builtin_ia32_gatherq_d256",
5778     "llvm.x86.avx2.gather.q.pd" => "__builtin_ia32_gatherq_pd",
5779     "llvm.x86.avx2.gather.q.pd.256" => "__builtin_ia32_gatherq_pd256",
5780     "llvm.x86.avx2.gather.q.ps" => "__builtin_ia32_gatherq_ps",
5781     "llvm.x86.avx2.gather.q.ps.256" => "__builtin_ia32_gatherq_ps256",
5782     "llvm.x86.avx2.gather.q.q" => "__builtin_ia32_gatherq_q",
5783     "llvm.x86.avx2.gather.q.q.256" => "__builtin_ia32_gatherq_q256",
5784     "llvm.x86.avx2.maskload.d" => "__builtin_ia32_maskloadd",
5785     "llvm.x86.avx2.maskload.d.256" => "__builtin_ia32_maskloadd256",
5786     "llvm.x86.avx2.maskload.q" => "__builtin_ia32_maskloadq",
5787     "llvm.x86.avx2.maskload.q.256" => "__builtin_ia32_maskloadq256",
5788     "llvm.x86.avx2.maskstore.d" => "__builtin_ia32_maskstored",
5789     "llvm.x86.avx2.maskstore.d.256" => "__builtin_ia32_maskstored256",
5790     "llvm.x86.avx2.maskstore.q" => "__builtin_ia32_maskstoreq",
5791     "llvm.x86.avx2.maskstore.q.256" => "__builtin_ia32_maskstoreq256",
5792     "llvm.x86.avx2.movntdqa" => "__builtin_ia32_movntdqa256",
5793     "llvm.x86.avx2.mpsadbw" => "__builtin_ia32_mpsadbw256",
5794     "llvm.x86.avx2.pabs.b" => "__builtin_ia32_pabsb256",
5795     "llvm.x86.avx2.pabs.d" => "__builtin_ia32_pabsd256",
5796     "llvm.x86.avx2.pabs.w" => "__builtin_ia32_pabsw256",
5797     "llvm.x86.avx2.packssdw" => "__builtin_ia32_packssdw256",
5798     "llvm.x86.avx2.packsswb" => "__builtin_ia32_packsswb256",
5799     "llvm.x86.avx2.packusdw" => "__builtin_ia32_packusdw256",
5800     "llvm.x86.avx2.packuswb" => "__builtin_ia32_packuswb256",
5801     "llvm.x86.avx2.padds.b" => "__builtin_ia32_paddsb256",
5802     "llvm.x86.avx2.padds.w" => "__builtin_ia32_paddsw256",
5803     "llvm.x86.avx2.paddus.b" => "__builtin_ia32_paddusb256",
5804     "llvm.x86.avx2.paddus.w" => "__builtin_ia32_paddusw256",
5805     "llvm.x86.avx2.pavg.b" => "__builtin_ia32_pavgb256",
5806     "llvm.x86.avx2.pavg.w" => "__builtin_ia32_pavgw256",
5807     "llvm.x86.avx2.pblendd.128" => "__builtin_ia32_pblendd128",
5808     "llvm.x86.avx2.pblendd.256" => "__builtin_ia32_pblendd256",
5809     "llvm.x86.avx2.pblendvb" => "__builtin_ia32_pblendvb256",
5810     "llvm.x86.avx2.pblendw" => "__builtin_ia32_pblendw256",
5811     "llvm.x86.avx2.pbroadcastb.128" => "__builtin_ia32_pbroadcastb128",
5812     "llvm.x86.avx2.pbroadcastb.256" => "__builtin_ia32_pbroadcastb256",
5813     "llvm.x86.avx2.pbroadcastd.128" => "__builtin_ia32_pbroadcastd128",
5814     "llvm.x86.avx2.pbroadcastd.256" => "__builtin_ia32_pbroadcastd256",
5815     "llvm.x86.avx2.pbroadcastq.128" => "__builtin_ia32_pbroadcastq128",
5816     "llvm.x86.avx2.pbroadcastq.256" => "__builtin_ia32_pbroadcastq256",
5817     "llvm.x86.avx2.pbroadcastw.128" => "__builtin_ia32_pbroadcastw128",
5818     "llvm.x86.avx2.pbroadcastw.256" => "__builtin_ia32_pbroadcastw256",
5819     "llvm.x86.avx2.permd" => "__builtin_ia32_permvarsi256",
5820     "llvm.x86.avx2.permps" => "__builtin_ia32_permvarsf256",
5821     "llvm.x86.avx2.phadd.d" => "__builtin_ia32_phaddd256",
5822     "llvm.x86.avx2.phadd.sw" => "__builtin_ia32_phaddsw256",
5823     "llvm.x86.avx2.phadd.w" => "__builtin_ia32_phaddw256",
5824     "llvm.x86.avx2.phsub.d" => "__builtin_ia32_phsubd256",
5825     "llvm.x86.avx2.phsub.sw" => "__builtin_ia32_phsubsw256",
5826     "llvm.x86.avx2.phsub.w" => "__builtin_ia32_phsubw256",
5827     "llvm.x86.avx2.pmadd.ub.sw" => "__builtin_ia32_pmaddubsw256",
5828     "llvm.x86.avx2.pmadd.wd" => "__builtin_ia32_pmaddwd256",
5829     "llvm.x86.avx2.pmaxs.b" => "__builtin_ia32_pmaxsb256",
5830     "llvm.x86.avx2.pmaxs.d" => "__builtin_ia32_pmaxsd256",
5831     "llvm.x86.avx2.pmaxs.w" => "__builtin_ia32_pmaxsw256",
5832     "llvm.x86.avx2.pmaxu.b" => "__builtin_ia32_pmaxub256",
5833     "llvm.x86.avx2.pmaxu.d" => "__builtin_ia32_pmaxud256",
5834     "llvm.x86.avx2.pmaxu.w" => "__builtin_ia32_pmaxuw256",
5835     "llvm.x86.avx2.pmins.b" => "__builtin_ia32_pminsb256",
5836     "llvm.x86.avx2.pmins.d" => "__builtin_ia32_pminsd256",
5837     "llvm.x86.avx2.pmins.w" => "__builtin_ia32_pminsw256",
5838     "llvm.x86.avx2.pminu.b" => "__builtin_ia32_pminub256",
5839     "llvm.x86.avx2.pminu.d" => "__builtin_ia32_pminud256",
5840     "llvm.x86.avx2.pminu.w" => "__builtin_ia32_pminuw256",
5841     "llvm.x86.avx2.pmovmskb" => "__builtin_ia32_pmovmskb256",
5842     "llvm.x86.avx2.pmovsxbd" => "__builtin_ia32_pmovsxbd256",
5843     "llvm.x86.avx2.pmovsxbq" => "__builtin_ia32_pmovsxbq256",
5844     "llvm.x86.avx2.pmovsxbw" => "__builtin_ia32_pmovsxbw256",
5845     "llvm.x86.avx2.pmovsxdq" => "__builtin_ia32_pmovsxdq256",
5846     "llvm.x86.avx2.pmovsxwd" => "__builtin_ia32_pmovsxwd256",
5847     "llvm.x86.avx2.pmovsxwq" => "__builtin_ia32_pmovsxwq256",
5848     "llvm.x86.avx2.pmovzxbd" => "__builtin_ia32_pmovzxbd256",
5849     "llvm.x86.avx2.pmovzxbq" => "__builtin_ia32_pmovzxbq256",
5850     "llvm.x86.avx2.pmovzxbw" => "__builtin_ia32_pmovzxbw256",
5851     "llvm.x86.avx2.pmovzxdq" => "__builtin_ia32_pmovzxdq256",
5852     "llvm.x86.avx2.pmovzxwd" => "__builtin_ia32_pmovzxwd256",
5853     "llvm.x86.avx2.pmovzxwq" => "__builtin_ia32_pmovzxwq256",
5854     "llvm.x86.avx2.pmul.dq" => "__builtin_ia32_pmuldq256",
5855     "llvm.x86.avx2.pmul.hr.sw" => "__builtin_ia32_pmulhrsw256",
5856     "llvm.x86.avx2.pmulh.w" => "__builtin_ia32_pmulhw256",
5857     "llvm.x86.avx2.pmulhu.w" => "__builtin_ia32_pmulhuw256",
5858     "llvm.x86.avx2.pmulu.dq" => "__builtin_ia32_pmuludq256",
5859     "llvm.x86.avx2.psad.bw" => "__builtin_ia32_psadbw256",
5860     "llvm.x86.avx2.pshuf.b" => "__builtin_ia32_pshufb256",
5861     "llvm.x86.avx2.psign.b" => "__builtin_ia32_psignb256",
5862     "llvm.x86.avx2.psign.d" => "__builtin_ia32_psignd256",
5863     "llvm.x86.avx2.psign.w" => "__builtin_ia32_psignw256",
5864     "llvm.x86.avx2.psll.d" => "__builtin_ia32_pslld256",
5865     "llvm.x86.avx2.psll.dq" => "__builtin_ia32_pslldqi256",
5866     "llvm.x86.avx2.psll.dq.bs" => "__builtin_ia32_pslldqi256_byteshift",
5867     "llvm.x86.avx2.psll.q" => "__builtin_ia32_psllq256",
5868     "llvm.x86.avx2.psll.w" => "__builtin_ia32_psllw256",
5869     "llvm.x86.avx2.pslli.d" => "__builtin_ia32_pslldi256",
5870     "llvm.x86.avx2.pslli.q" => "__builtin_ia32_psllqi256",
5871     "llvm.x86.avx2.pslli.w" => "__builtin_ia32_psllwi256",
5872     "llvm.x86.avx2.psllv.d" => "__builtin_ia32_psllv4si",
5873     "llvm.x86.avx2.psllv.d.256" => "__builtin_ia32_psllv8si",
5874     "llvm.x86.avx2.psllv.q" => "__builtin_ia32_psllv2di",
5875     "llvm.x86.avx2.psllv.q.256" => "__builtin_ia32_psllv4di",
5876     "llvm.x86.avx2.psra.d" => "__builtin_ia32_psrad256",
5877     "llvm.x86.avx2.psra.w" => "__builtin_ia32_psraw256",
5878     "llvm.x86.avx2.psrai.d" => "__builtin_ia32_psradi256",
5879     "llvm.x86.avx2.psrai.w" => "__builtin_ia32_psrawi256",
5880     "llvm.x86.avx2.psrav.d" => "__builtin_ia32_psrav4si",
5881     "llvm.x86.avx2.psrav.d.256" => "__builtin_ia32_psrav8si",
5882     "llvm.x86.avx2.psrl.d" => "__builtin_ia32_psrld256",
5883     "llvm.x86.avx2.psrl.dq" => "__builtin_ia32_psrldqi256",
5884     "llvm.x86.avx2.psrl.dq.bs" => "__builtin_ia32_psrldqi256_byteshift",
5885     "llvm.x86.avx2.psrl.q" => "__builtin_ia32_psrlq256",
5886     "llvm.x86.avx2.psrl.w" => "__builtin_ia32_psrlw256",
5887     "llvm.x86.avx2.psrli.d" => "__builtin_ia32_psrldi256",
5888     "llvm.x86.avx2.psrli.q" => "__builtin_ia32_psrlqi256",
5889     "llvm.x86.avx2.psrli.w" => "__builtin_ia32_psrlwi256",
5890     "llvm.x86.avx2.psrlv.d" => "__builtin_ia32_psrlv4si",
5891     "llvm.x86.avx2.psrlv.d.256" => "__builtin_ia32_psrlv8si",
5892     "llvm.x86.avx2.psrlv.q" => "__builtin_ia32_psrlv2di",
5893     "llvm.x86.avx2.psrlv.q.256" => "__builtin_ia32_psrlv4di",
5894     "llvm.x86.avx2.psubs.b" => "__builtin_ia32_psubsb256",
5895     "llvm.x86.avx2.psubs.w" => "__builtin_ia32_psubsw256",
5896     "llvm.x86.avx2.psubus.b" => "__builtin_ia32_psubusb256",
5897     "llvm.x86.avx2.psubus.w" => "__builtin_ia32_psubusw256",
5898     "llvm.x86.avx2.vbroadcast.sd.pd.256" => "__builtin_ia32_vbroadcastsd_pd256",
5899     "llvm.x86.avx2.vbroadcast.ss.ps" => "__builtin_ia32_vbroadcastss_ps",
5900     "llvm.x86.avx2.vbroadcast.ss.ps.256" => "__builtin_ia32_vbroadcastss_ps256",
5901     "llvm.x86.avx2.vextracti128" => "__builtin_ia32_extract128i256",
5902     "llvm.x86.avx2.vinserti128" => "__builtin_ia32_insert128i256",
5903     "llvm.x86.avx2.vpdpbssd.128" => "__builtin_ia32_vpdpbssd128",
5904     "llvm.x86.avx2.vpdpbssd.256" => "__builtin_ia32_vpdpbssd256",
5905     "llvm.x86.avx2.vpdpbssds.128" => "__builtin_ia32_vpdpbssds128",
5906     "llvm.x86.avx2.vpdpbssds.256" => "__builtin_ia32_vpdpbssds256",
5907     "llvm.x86.avx2.vpdpbsud.128" => "__builtin_ia32_vpdpbsud128",
5908     "llvm.x86.avx2.vpdpbsud.256" => "__builtin_ia32_vpdpbsud256",
5909     "llvm.x86.avx2.vpdpbsuds.128" => "__builtin_ia32_vpdpbsuds128",
5910     "llvm.x86.avx2.vpdpbsuds.256" => "__builtin_ia32_vpdpbsuds256",
5911     "llvm.x86.avx2.vpdpbuud.128" => "__builtin_ia32_vpdpbuud128",
5912     "llvm.x86.avx2.vpdpbuud.256" => "__builtin_ia32_vpdpbuud256",
5913     "llvm.x86.avx2.vpdpbuuds.128" => "__builtin_ia32_vpdpbuuds128",
5914     "llvm.x86.avx2.vpdpbuuds.256" => "__builtin_ia32_vpdpbuuds256",
5915     "llvm.x86.avx2.vperm2i128" => "__builtin_ia32_permti256",
5916     "llvm.x86.avx512.add.pd.512" => "__builtin_ia32_addpd512",
5917     "llvm.x86.avx512.add.ps.512" => "__builtin_ia32_addps512",
5918     "llvm.x86.avx512.broadcastmb.128" => "__builtin_ia32_broadcastmb128",
5919     "llvm.x86.avx512.broadcastmb.256" => "__builtin_ia32_broadcastmb256",
5920     "llvm.x86.avx512.broadcastmb.512" => "__builtin_ia32_broadcastmb512",
5921     "llvm.x86.avx512.broadcastmw.128" => "__builtin_ia32_broadcastmw128",
5922     "llvm.x86.avx512.broadcastmw.256" => "__builtin_ia32_broadcastmw256",
5923     "llvm.x86.avx512.broadcastmw.512" => "__builtin_ia32_broadcastmw512",
5924     "llvm.x86.avx512.conflict.d.128" => "__builtin_ia32_vpconflictsi_128",
5925     "llvm.x86.avx512.conflict.d.256" => "__builtin_ia32_vpconflictsi_256",
5926     "llvm.x86.avx512.conflict.d.512" => "__builtin_ia32_vpconflictsi_512",
5927     "llvm.x86.avx512.conflict.q.128" => "__builtin_ia32_vpconflictdi_128",
5928     "llvm.x86.avx512.conflict.q.256" => "__builtin_ia32_vpconflictdi_256",
5929     "llvm.x86.avx512.conflict.q.512" => "__builtin_ia32_vpconflictdi_512",
5930     "llvm.x86.avx512.cvtb2mask.128" => "__builtin_ia32_cvtb2mask128",
5931     "llvm.x86.avx512.cvtb2mask.256" => "__builtin_ia32_cvtb2mask256",
5932     "llvm.x86.avx512.cvtb2mask.512" => "__builtin_ia32_cvtb2mask512",
5933     "llvm.x86.avx512.cvtd2mask.128" => "__builtin_ia32_cvtd2mask128",
5934     "llvm.x86.avx512.cvtd2mask.256" => "__builtin_ia32_cvtd2mask256",
5935     "llvm.x86.avx512.cvtd2mask.512" => "__builtin_ia32_cvtd2mask512",
5936     "llvm.x86.avx512.cvtmask2b.128" => "__builtin_ia32_cvtmask2b128",
5937     "llvm.x86.avx512.cvtmask2b.256" => "__builtin_ia32_cvtmask2b256",
5938     "llvm.x86.avx512.cvtmask2b.512" => "__builtin_ia32_cvtmask2b512",
5939     "llvm.x86.avx512.cvtmask2d.128" => "__builtin_ia32_cvtmask2d128",
5940     "llvm.x86.avx512.cvtmask2d.256" => "__builtin_ia32_cvtmask2d256",
5941     "llvm.x86.avx512.cvtmask2d.512" => "__builtin_ia32_cvtmask2d512",
5942     "llvm.x86.avx512.cvtmask2q.128" => "__builtin_ia32_cvtmask2q128",
5943     "llvm.x86.avx512.cvtmask2q.256" => "__builtin_ia32_cvtmask2q256",
5944     "llvm.x86.avx512.cvtmask2q.512" => "__builtin_ia32_cvtmask2q512",
5945     "llvm.x86.avx512.cvtmask2w.128" => "__builtin_ia32_cvtmask2w128",
5946     "llvm.x86.avx512.cvtmask2w.256" => "__builtin_ia32_cvtmask2w256",
5947     "llvm.x86.avx512.cvtmask2w.512" => "__builtin_ia32_cvtmask2w512",
5948     "llvm.x86.avx512.cvtq2mask.128" => "__builtin_ia32_cvtq2mask128",
5949     "llvm.x86.avx512.cvtq2mask.256" => "__builtin_ia32_cvtq2mask256",
5950     "llvm.x86.avx512.cvtq2mask.512" => "__builtin_ia32_cvtq2mask512",
5951     "llvm.x86.avx512.cvtsd2usi" => "__builtin_ia32_cvtsd2usi",
5952     "llvm.x86.avx512.cvtsd2usi64" => "__builtin_ia32_cvtsd2usi64",
5953     "llvm.x86.avx512.cvtsi2sd32" => "__builtin_ia32_cvtsi2sd32",
5954     "llvm.x86.avx512.cvtsi2sd64" => "__builtin_ia32_cvtsi2sd64",
5955     "llvm.x86.avx512.cvtsi2ss32" => "__builtin_ia32_cvtsi2ss32",
5956     "llvm.x86.avx512.cvtsi2ss64" => "__builtin_ia32_cvtsi2ss64",
5957     "llvm.x86.avx512.cvtss2usi" => "__builtin_ia32_cvtss2usi",
5958     "llvm.x86.avx512.cvtss2usi64" => "__builtin_ia32_cvtss2usi64",
5959     "llvm.x86.avx512.cvttsd2si" => "__builtin_ia32_vcvttsd2si32",
5960     "llvm.x86.avx512.cvttsd2si64" => "__builtin_ia32_vcvttsd2si64",
5961     "llvm.x86.avx512.cvttsd2usi" => "__builtin_ia32_vcvttsd2usi32",
5962     // [DUPLICATE]: "llvm.x86.avx512.cvttsd2usi" => "__builtin_ia32_cvttsd2usi",
5963     "llvm.x86.avx512.cvttsd2usi64" => "__builtin_ia32_vcvttsd2usi64",
5964     // [DUPLICATE]: "llvm.x86.avx512.cvttsd2usi64" => "__builtin_ia32_cvttsd2usi64",
5965     "llvm.x86.avx512.cvttss2si" => "__builtin_ia32_vcvttss2si32",
5966     "llvm.x86.avx512.cvttss2si64" => "__builtin_ia32_vcvttss2si64",
5967     "llvm.x86.avx512.cvttss2usi" => "__builtin_ia32_vcvttss2usi32",
5968     // [DUPLICATE]: "llvm.x86.avx512.cvttss2usi" => "__builtin_ia32_cvttss2usi",
5969     "llvm.x86.avx512.cvttss2usi64" => "__builtin_ia32_vcvttss2usi64",
5970     // [DUPLICATE]: "llvm.x86.avx512.cvttss2usi64" => "__builtin_ia32_cvttss2usi64",
5971     "llvm.x86.avx512.cvtusi2sd" => "__builtin_ia32_cvtusi2sd",
5972     // [DUPLICATE]: "llvm.x86.avx512.cvtusi2sd" => "__builtin_ia32_cvtusi2sd32",
5973     "llvm.x86.avx512.cvtusi2ss" => "__builtin_ia32_cvtusi2ss32",
5974     // [DUPLICATE]: "llvm.x86.avx512.cvtusi2ss" => "__builtin_ia32_cvtusi2ss",
5975     "llvm.x86.avx512.cvtusi642sd" => "__builtin_ia32_cvtusi2sd64",
5976     // [DUPLICATE]: "llvm.x86.avx512.cvtusi642sd" => "__builtin_ia32_cvtusi642sd",
5977     "llvm.x86.avx512.cvtusi642ss" => "__builtin_ia32_cvtusi2ss64",
5978     // [DUPLICATE]: "llvm.x86.avx512.cvtusi642ss" => "__builtin_ia32_cvtusi642ss",
5979     "llvm.x86.avx512.cvtw2mask.128" => "__builtin_ia32_cvtw2mask128",
5980     "llvm.x86.avx512.cvtw2mask.256" => "__builtin_ia32_cvtw2mask256",
5981     "llvm.x86.avx512.cvtw2mask.512" => "__builtin_ia32_cvtw2mask512",
5982     "llvm.x86.avx512.dbpsadbw.128" => "__builtin_ia32_dbpsadbw128",
5983     "llvm.x86.avx512.dbpsadbw.256" => "__builtin_ia32_dbpsadbw256",
5984     "llvm.x86.avx512.dbpsadbw.512" => "__builtin_ia32_dbpsadbw512",
5985     "llvm.x86.avx512.div.pd.512" => "__builtin_ia32_divpd512",
5986     "llvm.x86.avx512.div.ps.512" => "__builtin_ia32_divps512",
5987     "llvm.x86.avx512.exp2.pd" => "__builtin_ia32_exp2pd_mask",
5988     "llvm.x86.avx512.exp2.ps" => "__builtin_ia32_exp2ps_mask",
5989     "llvm.x86.avx512.gather.dpd.512" => "__builtin_ia32_gathersiv8df",
5990     "llvm.x86.avx512.gather.dpi.512" => "__builtin_ia32_gathersiv16si",
5991     "llvm.x86.avx512.gather.dpq.512" => "__builtin_ia32_gathersiv8di",
5992     "llvm.x86.avx512.gather.dps.512" => "__builtin_ia32_gathersiv16sf",
5993     "llvm.x86.avx512.gather.qpd.512" => "__builtin_ia32_gatherdiv8df",
5994     "llvm.x86.avx512.gather.qpi.512" => "__builtin_ia32_gatherdiv16si",
5995     "llvm.x86.avx512.gather.qpq.512" => "__builtin_ia32_gatherdiv8di",
5996     "llvm.x86.avx512.gather.qps.512" => "__builtin_ia32_gatherdiv16sf",
5997     "llvm.x86.avx512.gather3div2.df" => "__builtin_ia32_gather3div2df",
5998     "llvm.x86.avx512.gather3div2.di" => "__builtin_ia32_gather3div2di",
5999     "llvm.x86.avx512.gather3div4.df" => "__builtin_ia32_gather3div4df",
6000     "llvm.x86.avx512.gather3div4.di" => "__builtin_ia32_gather3div4di",
6001     "llvm.x86.avx512.gather3div4.sf" => "__builtin_ia32_gather3div4sf",
6002     "llvm.x86.avx512.gather3div4.si" => "__builtin_ia32_gather3div4si",
6003     "llvm.x86.avx512.gather3div8.sf" => "__builtin_ia32_gather3div8sf",
6004     "llvm.x86.avx512.gather3div8.si" => "__builtin_ia32_gather3div8si",
6005     "llvm.x86.avx512.gather3siv2.df" => "__builtin_ia32_gather3siv2df",
6006     "llvm.x86.avx512.gather3siv2.di" => "__builtin_ia32_gather3siv2di",
6007     "llvm.x86.avx512.gather3siv4.df" => "__builtin_ia32_gather3siv4df",
6008     "llvm.x86.avx512.gather3siv4.di" => "__builtin_ia32_gather3siv4di",
6009     "llvm.x86.avx512.gather3siv4.sf" => "__builtin_ia32_gather3siv4sf",
6010     "llvm.x86.avx512.gather3siv4.si" => "__builtin_ia32_gather3siv4si",
6011     "llvm.x86.avx512.gather3siv8.sf" => "__builtin_ia32_gather3siv8sf",
6012     "llvm.x86.avx512.gather3siv8.si" => "__builtin_ia32_gather3siv8si",
6013     "llvm.x86.avx512.gatherpf.dpd.512" => "__builtin_ia32_gatherpfdpd",
6014     "llvm.x86.avx512.gatherpf.dps.512" => "__builtin_ia32_gatherpfdps",
6015     "llvm.x86.avx512.gatherpf.qpd.512" => "__builtin_ia32_gatherpfqpd",
6016     "llvm.x86.avx512.gatherpf.qps.512" => "__builtin_ia32_gatherpfqps",
6017     "llvm.x86.avx512.kand.w" => "__builtin_ia32_kandhi",
6018     "llvm.x86.avx512.kandn.w" => "__builtin_ia32_kandnhi",
6019     "llvm.x86.avx512.knot.w" => "__builtin_ia32_knothi",
6020     "llvm.x86.avx512.kor.w" => "__builtin_ia32_korhi",
6021     "llvm.x86.avx512.kortestc.w" => "__builtin_ia32_kortestchi",
6022     "llvm.x86.avx512.kortestz.w" => "__builtin_ia32_kortestzhi",
6023     "llvm.x86.avx512.kunpck.bw" => "__builtin_ia32_kunpckhi",
6024     "llvm.x86.avx512.kunpck.dq" => "__builtin_ia32_kunpckdi",
6025     "llvm.x86.avx512.kunpck.wd" => "__builtin_ia32_kunpcksi",
6026     "llvm.x86.avx512.kxnor.w" => "__builtin_ia32_kxnorhi",
6027     "llvm.x86.avx512.kxor.w" => "__builtin_ia32_kxorhi",
6028     "llvm.x86.avx512.mask.add.pd.128" => "__builtin_ia32_addpd128_mask",
6029     "llvm.x86.avx512.mask.add.pd.256" => "__builtin_ia32_addpd256_mask",
6030     "llvm.x86.avx512.mask.add.pd.512" => "__builtin_ia32_addpd512_mask",
6031     "llvm.x86.avx512.mask.add.ps.128" => "__builtin_ia32_addps128_mask",
6032     "llvm.x86.avx512.mask.add.ps.256" => "__builtin_ia32_addps256_mask",
6033     "llvm.x86.avx512.mask.add.ps.512" => "__builtin_ia32_addps512_mask",
6034     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.add.sd.round" => "__builtin_ia32_addsd_round_mask",
6035     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.add.ss.round" => "__builtin_ia32_addss_round_mask",
6036     "llvm.x86.avx512.mask.and.pd.128" => "__builtin_ia32_andpd128_mask",
6037     "llvm.x86.avx512.mask.and.pd.256" => "__builtin_ia32_andpd256_mask",
6038     "llvm.x86.avx512.mask.and.pd.512" => "__builtin_ia32_andpd512_mask",
6039     "llvm.x86.avx512.mask.and.ps.128" => "__builtin_ia32_andps128_mask",
6040     "llvm.x86.avx512.mask.and.ps.256" => "__builtin_ia32_andps256_mask",
6041     "llvm.x86.avx512.mask.and.ps.512" => "__builtin_ia32_andps512_mask",
6042     "llvm.x86.avx512.mask.andn.pd.128" => "__builtin_ia32_andnpd128_mask",
6043     "llvm.x86.avx512.mask.andn.pd.256" => "__builtin_ia32_andnpd256_mask",
6044     "llvm.x86.avx512.mask.andn.pd.512" => "__builtin_ia32_andnpd512_mask",
6045     "llvm.x86.avx512.mask.andn.ps.128" => "__builtin_ia32_andnps128_mask",
6046     "llvm.x86.avx512.mask.andn.ps.256" => "__builtin_ia32_andnps256_mask",
6047     "llvm.x86.avx512.mask.andn.ps.512" => "__builtin_ia32_andnps512_mask",
6048     "llvm.x86.avx512.mask.blend.d.512" => "__builtin_ia32_blendmd_512_mask",
6049     "llvm.x86.avx512.mask.blend.pd.512" => "__builtin_ia32_blendmpd_512_mask",
6050     "llvm.x86.avx512.mask.blend.ps.512" => "__builtin_ia32_blendmps_512_mask",
6051     "llvm.x86.avx512.mask.blend.q.512" => "__builtin_ia32_blendmq_512_mask",
6052     "llvm.x86.avx512.mask.broadcastf32x2.256" => "__builtin_ia32_broadcastf32x2_256_mask",
6053     "llvm.x86.avx512.mask.broadcastf32x2.512" => "__builtin_ia32_broadcastf32x2_512_mask",
6054     "llvm.x86.avx512.mask.broadcastf32x4.256" => "__builtin_ia32_broadcastf32x4_256_mask",
6055     "llvm.x86.avx512.mask.broadcastf32x4.512" => "__builtin_ia32_broadcastf32x4_512",
6056     "llvm.x86.avx512.mask.broadcastf32x8.512" => "__builtin_ia32_broadcastf32x8_512_mask",
6057     "llvm.x86.avx512.mask.broadcastf64x2.256" => "__builtin_ia32_broadcastf64x2_256_mask",
6058     "llvm.x86.avx512.mask.broadcastf64x2.512" => "__builtin_ia32_broadcastf64x2_512_mask",
6059     "llvm.x86.avx512.mask.broadcastf64x4.512" => "__builtin_ia32_broadcastf64x4_512",
6060     "llvm.x86.avx512.mask.broadcasti32x2.128" => "__builtin_ia32_broadcasti32x2_128_mask",
6061     "llvm.x86.avx512.mask.broadcasti32x2.256" => "__builtin_ia32_broadcasti32x2_256_mask",
6062     "llvm.x86.avx512.mask.broadcasti32x2.512" => "__builtin_ia32_broadcasti32x2_512_mask",
6063     "llvm.x86.avx512.mask.broadcasti32x4.256" => "__builtin_ia32_broadcasti32x4_256_mask",
6064     "llvm.x86.avx512.mask.broadcasti32x4.512" => "__builtin_ia32_broadcasti32x4_512",
6065     "llvm.x86.avx512.mask.broadcasti32x8.512" => "__builtin_ia32_broadcasti32x8_512_mask",
6066     "llvm.x86.avx512.mask.broadcasti64x2.256" => "__builtin_ia32_broadcasti64x2_256_mask",
6067     "llvm.x86.avx512.mask.broadcasti64x2.512" => "__builtin_ia32_broadcasti64x2_512_mask",
6068     "llvm.x86.avx512.mask.broadcasti64x4.512" => "__builtin_ia32_broadcasti64x4_512",
6069     "llvm.x86.avx512.mask.cmp.pd.128" => "__builtin_ia32_cmppd128_mask",
6070     "llvm.x86.avx512.mask.cmp.pd.256" => "__builtin_ia32_cmppd256_mask",
6071     "llvm.x86.avx512.mask.cmp.pd.512" => "__builtin_ia32_cmppd512_mask",
6072     "llvm.x86.avx512.mask.cmp.ps.128" => "__builtin_ia32_cmpps128_mask",
6073     "llvm.x86.avx512.mask.cmp.ps.256" => "__builtin_ia32_cmpps256_mask",
6074     "llvm.x86.avx512.mask.cmp.ps.512" => "__builtin_ia32_cmpps512_mask",
6075     "llvm.x86.avx512.mask.cmp.sd" => "__builtin_ia32_cmpsd_mask",
6076     "llvm.x86.avx512.mask.cmp.ss" => "__builtin_ia32_cmpss_mask",
6077     "llvm.x86.avx512.mask.compress.d.128" => "__builtin_ia32_compresssi128_mask",
6078     "llvm.x86.avx512.mask.compress.d.256" => "__builtin_ia32_compresssi256_mask",
6079     "llvm.x86.avx512.mask.compress.d.512" => "__builtin_ia32_compresssi512_mask",
6080     "llvm.x86.avx512.mask.compress.pd.128" => "__builtin_ia32_compressdf128_mask",
6081     "llvm.x86.avx512.mask.compress.pd.256" => "__builtin_ia32_compressdf256_mask",
6082     "llvm.x86.avx512.mask.compress.pd.512" => "__builtin_ia32_compressdf512_mask",
6083     "llvm.x86.avx512.mask.compress.ps.128" => "__builtin_ia32_compresssf128_mask",
6084     "llvm.x86.avx512.mask.compress.ps.256" => "__builtin_ia32_compresssf256_mask",
6085     "llvm.x86.avx512.mask.compress.ps.512" => "__builtin_ia32_compresssf512_mask",
6086     "llvm.x86.avx512.mask.compress.q.128" => "__builtin_ia32_compressdi128_mask",
6087     "llvm.x86.avx512.mask.compress.q.256" => "__builtin_ia32_compressdi256_mask",
6088     "llvm.x86.avx512.mask.compress.q.512" => "__builtin_ia32_compressdi512_mask",
6089     "llvm.x86.avx512.mask.compress.store.d.128" => "__builtin_ia32_compressstoresi128_mask",
6090     "llvm.x86.avx512.mask.compress.store.d.256" => "__builtin_ia32_compressstoresi256_mask",
6091     "llvm.x86.avx512.mask.compress.store.d.512" => "__builtin_ia32_compressstoresi512_mask",
6092     "llvm.x86.avx512.mask.compress.store.pd.128" => "__builtin_ia32_compressstoredf128_mask",
6093     "llvm.x86.avx512.mask.compress.store.pd.256" => "__builtin_ia32_compressstoredf256_mask",
6094     "llvm.x86.avx512.mask.compress.store.pd.512" => "__builtin_ia32_compressstoredf512_mask",
6095     "llvm.x86.avx512.mask.compress.store.ps.128" => "__builtin_ia32_compressstoresf128_mask",
6096     "llvm.x86.avx512.mask.compress.store.ps.256" => "__builtin_ia32_compressstoresf256_mask",
6097     "llvm.x86.avx512.mask.compress.store.ps.512" => "__builtin_ia32_compressstoresf512_mask",
6098     "llvm.x86.avx512.mask.compress.store.q.128" => "__builtin_ia32_compressstoredi128_mask",
6099     "llvm.x86.avx512.mask.compress.store.q.256" => "__builtin_ia32_compressstoredi256_mask",
6100     "llvm.x86.avx512.mask.compress.store.q.512" => "__builtin_ia32_compressstoredi512_mask",
6101     "llvm.x86.avx512.mask.conflict.d.128" => "__builtin_ia32_vpconflictsi_128_mask",
6102     "llvm.x86.avx512.mask.conflict.d.256" => "__builtin_ia32_vpconflictsi_256_mask",
6103     "llvm.x86.avx512.mask.conflict.d.512" => "__builtin_ia32_vpconflictsi_512_mask",
6104     "llvm.x86.avx512.mask.conflict.q.128" => "__builtin_ia32_vpconflictdi_128_mask",
6105     "llvm.x86.avx512.mask.conflict.q.256" => "__builtin_ia32_vpconflictdi_256_mask",
6106     "llvm.x86.avx512.mask.conflict.q.512" => "__builtin_ia32_vpconflictdi_512_mask",
6107     "llvm.x86.avx512.mask.cvtdq2pd.128" => "__builtin_ia32_cvtdq2pd128_mask",
6108     "llvm.x86.avx512.mask.cvtdq2pd.256" => "__builtin_ia32_cvtdq2pd256_mask",
6109     "llvm.x86.avx512.mask.cvtdq2pd.512" => "__builtin_ia32_cvtdq2pd512_mask",
6110     "llvm.x86.avx512.mask.cvtdq2ps.128" => "__builtin_ia32_cvtdq2ps128_mask",
6111     "llvm.x86.avx512.mask.cvtdq2ps.256" => "__builtin_ia32_cvtdq2ps256_mask",
6112     "llvm.x86.avx512.mask.cvtdq2ps.512" => "__builtin_ia32_cvtdq2ps512_mask",
6113     "llvm.x86.avx512.mask.cvtpd2dq.128" => "__builtin_ia32_cvtpd2dq128_mask",
6114     "llvm.x86.avx512.mask.cvtpd2dq.256" => "__builtin_ia32_cvtpd2dq256_mask",
6115     "llvm.x86.avx512.mask.cvtpd2dq.512" => "__builtin_ia32_cvtpd2dq512_mask",
6116     "llvm.x86.avx512.mask.cvtpd2ps" => "__builtin_ia32_cvtpd2ps_mask",
6117     "llvm.x86.avx512.mask.cvtpd2ps.256" => "__builtin_ia32_cvtpd2ps256_mask",
6118     "llvm.x86.avx512.mask.cvtpd2ps.512" => "__builtin_ia32_cvtpd2ps512_mask",
6119     "llvm.x86.avx512.mask.cvtpd2qq.128" => "__builtin_ia32_cvtpd2qq128_mask",
6120     "llvm.x86.avx512.mask.cvtpd2qq.256" => "__builtin_ia32_cvtpd2qq256_mask",
6121     "llvm.x86.avx512.mask.cvtpd2qq.512" => "__builtin_ia32_cvtpd2qq512_mask",
6122     "llvm.x86.avx512.mask.cvtpd2udq.128" => "__builtin_ia32_cvtpd2udq128_mask",
6123     "llvm.x86.avx512.mask.cvtpd2udq.256" => "__builtin_ia32_cvtpd2udq256_mask",
6124     "llvm.x86.avx512.mask.cvtpd2udq.512" => "__builtin_ia32_cvtpd2udq512_mask",
6125     "llvm.x86.avx512.mask.cvtpd2uqq.128" => "__builtin_ia32_cvtpd2uqq128_mask",
6126     "llvm.x86.avx512.mask.cvtpd2uqq.256" => "__builtin_ia32_cvtpd2uqq256_mask",
6127     "llvm.x86.avx512.mask.cvtpd2uqq.512" => "__builtin_ia32_cvtpd2uqq512_mask",
6128     "llvm.x86.avx512.mask.cvtps2dq.128" => "__builtin_ia32_cvtps2dq128_mask",
6129     "llvm.x86.avx512.mask.cvtps2dq.256" => "__builtin_ia32_cvtps2dq256_mask",
6130     "llvm.x86.avx512.mask.cvtps2dq.512" => "__builtin_ia32_cvtps2dq512_mask",
6131     "llvm.x86.avx512.mask.cvtps2pd.128" => "__builtin_ia32_cvtps2pd128_mask",
6132     "llvm.x86.avx512.mask.cvtps2pd.256" => "__builtin_ia32_cvtps2pd256_mask",
6133     "llvm.x86.avx512.mask.cvtps2pd.512" => "__builtin_ia32_cvtps2pd512_mask",
6134     "llvm.x86.avx512.mask.cvtps2qq.128" => "__builtin_ia32_cvtps2qq128_mask",
6135     "llvm.x86.avx512.mask.cvtps2qq.256" => "__builtin_ia32_cvtps2qq256_mask",
6136     "llvm.x86.avx512.mask.cvtps2qq.512" => "__builtin_ia32_cvtps2qq512_mask",
6137     "llvm.x86.avx512.mask.cvtps2udq.128" => "__builtin_ia32_cvtps2udq128_mask",
6138     "llvm.x86.avx512.mask.cvtps2udq.256" => "__builtin_ia32_cvtps2udq256_mask",
6139     "llvm.x86.avx512.mask.cvtps2udq.512" => "__builtin_ia32_cvtps2udq512_mask",
6140     "llvm.x86.avx512.mask.cvtps2uqq.128" => "__builtin_ia32_cvtps2uqq128_mask",
6141     "llvm.x86.avx512.mask.cvtps2uqq.256" => "__builtin_ia32_cvtps2uqq256_mask",
6142     "llvm.x86.avx512.mask.cvtps2uqq.512" => "__builtin_ia32_cvtps2uqq512_mask",
6143     "llvm.x86.avx512.mask.cvtqq2pd.128" => "__builtin_ia32_cvtqq2pd128_mask",
6144     "llvm.x86.avx512.mask.cvtqq2pd.256" => "__builtin_ia32_cvtqq2pd256_mask",
6145     "llvm.x86.avx512.mask.cvtqq2pd.512" => "__builtin_ia32_cvtqq2pd512_mask",
6146     "llvm.x86.avx512.mask.cvtqq2ps.128" => "__builtin_ia32_cvtqq2ps128_mask",
6147     "llvm.x86.avx512.mask.cvtqq2ps.256" => "__builtin_ia32_cvtqq2ps256_mask",
6148     "llvm.x86.avx512.mask.cvtqq2ps.512" => "__builtin_ia32_cvtqq2ps512_mask",
6149     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.cvtsd2ss.round" => "__builtin_ia32_cvtsd2ss_round_mask",
6150     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.cvtss2sd.round" => "__builtin_ia32_cvtss2sd_round_mask",
6151     "llvm.x86.avx512.mask.cvttpd2dq.128" => "__builtin_ia32_cvttpd2dq128_mask",
6152     "llvm.x86.avx512.mask.cvttpd2dq.256" => "__builtin_ia32_cvttpd2dq256_mask",
6153     "llvm.x86.avx512.mask.cvttpd2dq.512" => "__builtin_ia32_cvttpd2dq512_mask",
6154     "llvm.x86.avx512.mask.cvttpd2qq.128" => "__builtin_ia32_cvttpd2qq128_mask",
6155     "llvm.x86.avx512.mask.cvttpd2qq.256" => "__builtin_ia32_cvttpd2qq256_mask",
6156     "llvm.x86.avx512.mask.cvttpd2qq.512" => "__builtin_ia32_cvttpd2qq512_mask",
6157     "llvm.x86.avx512.mask.cvttpd2udq.128" => "__builtin_ia32_cvttpd2udq128_mask",
6158     "llvm.x86.avx512.mask.cvttpd2udq.256" => "__builtin_ia32_cvttpd2udq256_mask",
6159     "llvm.x86.avx512.mask.cvttpd2udq.512" => "__builtin_ia32_cvttpd2udq512_mask",
6160     "llvm.x86.avx512.mask.cvttpd2uqq.128" => "__builtin_ia32_cvttpd2uqq128_mask",
6161     "llvm.x86.avx512.mask.cvttpd2uqq.256" => "__builtin_ia32_cvttpd2uqq256_mask",
6162     "llvm.x86.avx512.mask.cvttpd2uqq.512" => "__builtin_ia32_cvttpd2uqq512_mask",
6163     "llvm.x86.avx512.mask.cvttps2dq.128" => "__builtin_ia32_cvttps2dq128_mask",
6164     "llvm.x86.avx512.mask.cvttps2dq.256" => "__builtin_ia32_cvttps2dq256_mask",
6165     "llvm.x86.avx512.mask.cvttps2dq.512" => "__builtin_ia32_cvttps2dq512_mask",
6166     "llvm.x86.avx512.mask.cvttps2qq.128" => "__builtin_ia32_cvttps2qq128_mask",
6167     "llvm.x86.avx512.mask.cvttps2qq.256" => "__builtin_ia32_cvttps2qq256_mask",
6168     "llvm.x86.avx512.mask.cvttps2qq.512" => "__builtin_ia32_cvttps2qq512_mask",
6169     "llvm.x86.avx512.mask.cvttps2udq.128" => "__builtin_ia32_cvttps2udq128_mask",
6170     "llvm.x86.avx512.mask.cvttps2udq.256" => "__builtin_ia32_cvttps2udq256_mask",
6171     "llvm.x86.avx512.mask.cvttps2udq.512" => "__builtin_ia32_cvttps2udq512_mask",
6172     "llvm.x86.avx512.mask.cvttps2uqq.128" => "__builtin_ia32_cvttps2uqq128_mask",
6173     "llvm.x86.avx512.mask.cvttps2uqq.256" => "__builtin_ia32_cvttps2uqq256_mask",
6174     "llvm.x86.avx512.mask.cvttps2uqq.512" => "__builtin_ia32_cvttps2uqq512_mask",
6175     "llvm.x86.avx512.mask.cvtudq2pd.128" => "__builtin_ia32_cvtudq2pd128_mask",
6176     "llvm.x86.avx512.mask.cvtudq2pd.256" => "__builtin_ia32_cvtudq2pd256_mask",
6177     "llvm.x86.avx512.mask.cvtudq2pd.512" => "__builtin_ia32_cvtudq2pd512_mask",
6178     "llvm.x86.avx512.mask.cvtudq2ps.128" => "__builtin_ia32_cvtudq2ps128_mask",
6179     "llvm.x86.avx512.mask.cvtudq2ps.256" => "__builtin_ia32_cvtudq2ps256_mask",
6180     "llvm.x86.avx512.mask.cvtudq2ps.512" => "__builtin_ia32_cvtudq2ps512_mask",
6181     "llvm.x86.avx512.mask.cvtuqq2pd.128" => "__builtin_ia32_cvtuqq2pd128_mask",
6182     "llvm.x86.avx512.mask.cvtuqq2pd.256" => "__builtin_ia32_cvtuqq2pd256_mask",
6183     "llvm.x86.avx512.mask.cvtuqq2pd.512" => "__builtin_ia32_cvtuqq2pd512_mask",
6184     "llvm.x86.avx512.mask.cvtuqq2ps.128" => "__builtin_ia32_cvtuqq2ps128_mask",
6185     "llvm.x86.avx512.mask.cvtuqq2ps.256" => "__builtin_ia32_cvtuqq2ps256_mask",
6186     "llvm.x86.avx512.mask.cvtuqq2ps.512" => "__builtin_ia32_cvtuqq2ps512_mask",
6187     "llvm.x86.avx512.mask.dbpsadbw.128" => "__builtin_ia32_dbpsadbw128_mask",
6188     "llvm.x86.avx512.mask.dbpsadbw.256" => "__builtin_ia32_dbpsadbw256_mask",
6189     "llvm.x86.avx512.mask.dbpsadbw.512" => "__builtin_ia32_dbpsadbw512_mask",
6190     "llvm.x86.avx512.mask.div.pd.128" => "__builtin_ia32_divpd_mask",
6191     "llvm.x86.avx512.mask.div.pd.256" => "__builtin_ia32_divpd256_mask",
6192     "llvm.x86.avx512.mask.div.pd.512" => "__builtin_ia32_divpd512_mask",
6193     "llvm.x86.avx512.mask.div.ps.128" => "__builtin_ia32_divps_mask",
6194     "llvm.x86.avx512.mask.div.ps.256" => "__builtin_ia32_divps256_mask",
6195     "llvm.x86.avx512.mask.div.ps.512" => "__builtin_ia32_divps512_mask",
6196     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.div.sd.round" => "__builtin_ia32_divsd_round_mask",
6197     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.div.ss.round" => "__builtin_ia32_divss_round_mask",
6198     "llvm.x86.avx512.mask.expand.d.128" => "__builtin_ia32_expandsi128_mask",
6199     "llvm.x86.avx512.mask.expand.d.256" => "__builtin_ia32_expandsi256_mask",
6200     "llvm.x86.avx512.mask.expand.d.512" => "__builtin_ia32_expandsi512_mask",
6201     "llvm.x86.avx512.mask.expand.load.d.128" => "__builtin_ia32_expandloadsi128_mask",
6202     "llvm.x86.avx512.mask.expand.load.d.256" => "__builtin_ia32_expandloadsi256_mask",
6203     "llvm.x86.avx512.mask.expand.load.d.512" => "__builtin_ia32_expandloadsi512_mask",
6204     "llvm.x86.avx512.mask.expand.load.pd.128" => "__builtin_ia32_expandloaddf128_mask",
6205     "llvm.x86.avx512.mask.expand.load.pd.256" => "__builtin_ia32_expandloaddf256_mask",
6206     "llvm.x86.avx512.mask.expand.load.pd.512" => "__builtin_ia32_expandloaddf512_mask",
6207     "llvm.x86.avx512.mask.expand.load.ps.128" => "__builtin_ia32_expandloadsf128_mask",
6208     "llvm.x86.avx512.mask.expand.load.ps.256" => "__builtin_ia32_expandloadsf256_mask",
6209     "llvm.x86.avx512.mask.expand.load.ps.512" => "__builtin_ia32_expandloadsf512_mask",
6210     "llvm.x86.avx512.mask.expand.load.q.128" => "__builtin_ia32_expandloaddi128_mask",
6211     "llvm.x86.avx512.mask.expand.load.q.256" => "__builtin_ia32_expandloaddi256_mask",
6212     "llvm.x86.avx512.mask.expand.load.q.512" => "__builtin_ia32_expandloaddi512_mask",
6213     "llvm.x86.avx512.mask.expand.pd.128" => "__builtin_ia32_expanddf128_mask",
6214     "llvm.x86.avx512.mask.expand.pd.256" => "__builtin_ia32_expanddf256_mask",
6215     "llvm.x86.avx512.mask.expand.pd.512" => "__builtin_ia32_expanddf512_mask",
6216     "llvm.x86.avx512.mask.expand.ps.128" => "__builtin_ia32_expandsf128_mask",
6217     "llvm.x86.avx512.mask.expand.ps.256" => "__builtin_ia32_expandsf256_mask",
6218     "llvm.x86.avx512.mask.expand.ps.512" => "__builtin_ia32_expandsf512_mask",
6219     "llvm.x86.avx512.mask.expand.q.128" => "__builtin_ia32_expanddi128_mask",
6220     "llvm.x86.avx512.mask.expand.q.256" => "__builtin_ia32_expanddi256_mask",
6221     "llvm.x86.avx512.mask.expand.q.512" => "__builtin_ia32_expanddi512_mask",
6222     "llvm.x86.avx512.mask.fixupimm.pd.128" => "__builtin_ia32_fixupimmpd128_mask",
6223     "llvm.x86.avx512.mask.fixupimm.pd.256" => "__builtin_ia32_fixupimmpd256_mask",
6224     "llvm.x86.avx512.mask.fixupimm.pd.512" => "__builtin_ia32_fixupimmpd512_mask",
6225     "llvm.x86.avx512.mask.fixupimm.ps.128" => "__builtin_ia32_fixupimmps128_mask",
6226     "llvm.x86.avx512.mask.fixupimm.ps.256" => "__builtin_ia32_fixupimmps256_mask",
6227     "llvm.x86.avx512.mask.fixupimm.ps.512" => "__builtin_ia32_fixupimmps512_mask",
6228     "llvm.x86.avx512.mask.fixupimm.sd" => "__builtin_ia32_fixupimmsd_mask",
6229     "llvm.x86.avx512.mask.fixupimm.ss" => "__builtin_ia32_fixupimmss_mask",
6230     "llvm.x86.avx512.mask.fpclass.pd.128" => "__builtin_ia32_fpclasspd128_mask",
6231     "llvm.x86.avx512.mask.fpclass.pd.256" => "__builtin_ia32_fpclasspd256_mask",
6232     "llvm.x86.avx512.mask.fpclass.pd.512" => "__builtin_ia32_fpclasspd512_mask",
6233     "llvm.x86.avx512.mask.fpclass.ps.128" => "__builtin_ia32_fpclassps128_mask",
6234     "llvm.x86.avx512.mask.fpclass.ps.256" => "__builtin_ia32_fpclassps256_mask",
6235     "llvm.x86.avx512.mask.fpclass.ps.512" => "__builtin_ia32_fpclassps512_mask",
6236     "llvm.x86.avx512.mask.fpclass.sd" => "__builtin_ia32_fpclasssd_mask",
6237     "llvm.x86.avx512.mask.fpclass.ss" => "__builtin_ia32_fpclassss_mask",
6238     "llvm.x86.avx512.mask.getexp.pd.128" => "__builtin_ia32_getexppd128_mask",
6239     "llvm.x86.avx512.mask.getexp.pd.256" => "__builtin_ia32_getexppd256_mask",
6240     "llvm.x86.avx512.mask.getexp.pd.512" => "__builtin_ia32_getexppd512_mask",
6241     "llvm.x86.avx512.mask.getexp.ps.128" => "__builtin_ia32_getexpps128_mask",
6242     "llvm.x86.avx512.mask.getexp.ps.256" => "__builtin_ia32_getexpps256_mask",
6243     "llvm.x86.avx512.mask.getexp.ps.512" => "__builtin_ia32_getexpps512_mask",
6244     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.getexp.sd" => "__builtin_ia32_getexpsd128_round_mask",
6245     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.getexp.ss" => "__builtin_ia32_getexpss128_round_mask",
6246     "llvm.x86.avx512.mask.getmant.pd.128" => "__builtin_ia32_getmantpd128_mask",
6247     "llvm.x86.avx512.mask.getmant.pd.256" => "__builtin_ia32_getmantpd256_mask",
6248     "llvm.x86.avx512.mask.getmant.pd.512" => "__builtin_ia32_getmantpd512_mask",
6249     "llvm.x86.avx512.mask.getmant.ps.128" => "__builtin_ia32_getmantps128_mask",
6250     "llvm.x86.avx512.mask.getmant.ps.256" => "__builtin_ia32_getmantps256_mask",
6251     "llvm.x86.avx512.mask.getmant.ps.512" => "__builtin_ia32_getmantps512_mask",
6252     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.getmant.sd" => "__builtin_ia32_getmantsd_round_mask",
6253     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.getmant.ss" => "__builtin_ia32_getmantss_round_mask",
6254     "llvm.x86.avx512.mask.insertf32x4.256" => "__builtin_ia32_insertf32x4_256_mask",
6255     "llvm.x86.avx512.mask.insertf32x4.512" => "__builtin_ia32_insertf32x4_mask",
6256     "llvm.x86.avx512.mask.insertf32x8.512" => "__builtin_ia32_insertf32x8_mask",
6257     "llvm.x86.avx512.mask.insertf64x2.256" => "__builtin_ia32_insertf64x2_256_mask",
6258     "llvm.x86.avx512.mask.insertf64x2.512" => "__builtin_ia32_insertf64x2_512_mask",
6259     "llvm.x86.avx512.mask.insertf64x4.512" => "__builtin_ia32_insertf64x4_mask",
6260     "llvm.x86.avx512.mask.inserti32x4.256" => "__builtin_ia32_inserti32x4_256_mask",
6261     "llvm.x86.avx512.mask.inserti32x4.512" => "__builtin_ia32_inserti32x4_mask",
6262     "llvm.x86.avx512.mask.inserti32x8.512" => "__builtin_ia32_inserti32x8_mask",
6263     "llvm.x86.avx512.mask.inserti64x2.256" => "__builtin_ia32_inserti64x2_256_mask",
6264     "llvm.x86.avx512.mask.inserti64x2.512" => "__builtin_ia32_inserti64x2_512_mask",
6265     "llvm.x86.avx512.mask.inserti64x4.512" => "__builtin_ia32_inserti64x4_mask",
6266     "llvm.x86.avx512.mask.loadu.d.512" => "__builtin_ia32_loaddqusi512_mask",
6267     "llvm.x86.avx512.mask.loadu.pd.512" => "__builtin_ia32_loadupd512_mask",
6268     "llvm.x86.avx512.mask.loadu.ps.512" => "__builtin_ia32_loadups512_mask",
6269     "llvm.x86.avx512.mask.loadu.q.512" => "__builtin_ia32_loaddqudi512_mask",
6270     "llvm.x86.avx512.mask.lzcnt.d.512" => "__builtin_ia32_vplzcntd_512_mask",
6271     "llvm.x86.avx512.mask.lzcnt.q.512" => "__builtin_ia32_vplzcntq_512_mask",
6272     "llvm.x86.avx512.mask.max.pd.128" => "__builtin_ia32_maxpd_mask",
6273     "llvm.x86.avx512.mask.max.pd.256" => "__builtin_ia32_maxpd256_mask",
6274     "llvm.x86.avx512.mask.max.pd.512" => "__builtin_ia32_maxpd512_mask",
6275     "llvm.x86.avx512.mask.max.ps.128" => "__builtin_ia32_maxps_mask",
6276     "llvm.x86.avx512.mask.max.ps.256" => "__builtin_ia32_maxps256_mask",
6277     "llvm.x86.avx512.mask.max.ps.512" => "__builtin_ia32_maxps512_mask",
6278     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.max.sd.round" => "__builtin_ia32_maxsd_round_mask",
6279     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.max.ss.round" => "__builtin_ia32_maxss_round_mask",
6280     "llvm.x86.avx512.mask.min.pd.128" => "__builtin_ia32_minpd_mask",
6281     "llvm.x86.avx512.mask.min.pd.256" => "__builtin_ia32_minpd256_mask",
6282     "llvm.x86.avx512.mask.min.pd.512" => "__builtin_ia32_minpd512_mask",
6283     "llvm.x86.avx512.mask.min.ps.128" => "__builtin_ia32_minps_mask",
6284     "llvm.x86.avx512.mask.min.ps.256" => "__builtin_ia32_minps256_mask",
6285     "llvm.x86.avx512.mask.min.ps.512" => "__builtin_ia32_minps512_mask",
6286     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.min.sd.round" => "__builtin_ia32_minsd_round_mask",
6287     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.min.ss.round" => "__builtin_ia32_minss_round_mask",
6288     "llvm.x86.avx512.mask.move.sd" => "__builtin_ia32_movsd_mask",
6289     "llvm.x86.avx512.mask.move.ss" => "__builtin_ia32_movss_mask",
6290     "llvm.x86.avx512.mask.mul.pd.128" => "__builtin_ia32_mulpd_mask",
6291     "llvm.x86.avx512.mask.mul.pd.256" => "__builtin_ia32_mulpd256_mask",
6292     "llvm.x86.avx512.mask.mul.pd.512" => "__builtin_ia32_mulpd512_mask",
6293     "llvm.x86.avx512.mask.mul.ps.128" => "__builtin_ia32_mulps_mask",
6294     "llvm.x86.avx512.mask.mul.ps.256" => "__builtin_ia32_mulps256_mask",
6295     "llvm.x86.avx512.mask.mul.ps.512" => "__builtin_ia32_mulps512_mask",
6296     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.mul.sd.round" => "__builtin_ia32_mulsd_round_mask",
6297     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.mul.ss.round" => "__builtin_ia32_mulss_round_mask",
6298     "llvm.x86.avx512.mask.or.pd.128" => "__builtin_ia32_orpd128_mask",
6299     "llvm.x86.avx512.mask.or.pd.256" => "__builtin_ia32_orpd256_mask",
6300     "llvm.x86.avx512.mask.or.pd.512" => "__builtin_ia32_orpd512_mask",
6301     "llvm.x86.avx512.mask.or.ps.128" => "__builtin_ia32_orps128_mask",
6302     "llvm.x86.avx512.mask.or.ps.256" => "__builtin_ia32_orps256_mask",
6303     "llvm.x86.avx512.mask.or.ps.512" => "__builtin_ia32_orps512_mask",
6304     "llvm.x86.avx512.mask.pabs.b.128" => "__builtin_ia32_pabsb128_mask",
6305     "llvm.x86.avx512.mask.pabs.b.256" => "__builtin_ia32_pabsb256_mask",
6306     "llvm.x86.avx512.mask.pabs.b.512" => "__builtin_ia32_pabsb512_mask",
6307     "llvm.x86.avx512.mask.pabs.d.128" => "__builtin_ia32_pabsd128_mask",
6308     "llvm.x86.avx512.mask.pabs.d.256" => "__builtin_ia32_pabsd256_mask",
6309     "llvm.x86.avx512.mask.pabs.d.512" => "__builtin_ia32_pabsd512_mask",
6310     "llvm.x86.avx512.mask.pabs.q.128" => "__builtin_ia32_pabsq128_mask",
6311     "llvm.x86.avx512.mask.pabs.q.256" => "__builtin_ia32_pabsq256_mask",
6312     "llvm.x86.avx512.mask.pabs.q.512" => "__builtin_ia32_pabsq512_mask",
6313     "llvm.x86.avx512.mask.pabs.w.128" => "__builtin_ia32_pabsw128_mask",
6314     "llvm.x86.avx512.mask.pabs.w.256" => "__builtin_ia32_pabsw256_mask",
6315     "llvm.x86.avx512.mask.pabs.w.512" => "__builtin_ia32_pabsw512_mask",
6316     "llvm.x86.avx512.mask.packssdw.128" => "__builtin_ia32_packssdw128_mask",
6317     "llvm.x86.avx512.mask.packssdw.256" => "__builtin_ia32_packssdw256_mask",
6318     "llvm.x86.avx512.mask.packssdw.512" => "__builtin_ia32_packssdw512_mask",
6319     "llvm.x86.avx512.mask.packsswb.128" => "__builtin_ia32_packsswb128_mask",
6320     "llvm.x86.avx512.mask.packsswb.256" => "__builtin_ia32_packsswb256_mask",
6321     "llvm.x86.avx512.mask.packsswb.512" => "__builtin_ia32_packsswb512_mask",
6322     "llvm.x86.avx512.mask.packusdw.128" => "__builtin_ia32_packusdw128_mask",
6323     "llvm.x86.avx512.mask.packusdw.256" => "__builtin_ia32_packusdw256_mask",
6324     "llvm.x86.avx512.mask.packusdw.512" => "__builtin_ia32_packusdw512_mask",
6325     "llvm.x86.avx512.mask.packuswb.128" => "__builtin_ia32_packuswb128_mask",
6326     "llvm.x86.avx512.mask.packuswb.256" => "__builtin_ia32_packuswb256_mask",
6327     "llvm.x86.avx512.mask.packuswb.512" => "__builtin_ia32_packuswb512_mask",
6328     "llvm.x86.avx512.mask.padd.b.128" => "__builtin_ia32_paddb128_mask",
6329     "llvm.x86.avx512.mask.padd.b.256" => "__builtin_ia32_paddb256_mask",
6330     "llvm.x86.avx512.mask.padd.b.512" => "__builtin_ia32_paddb512_mask",
6331     "llvm.x86.avx512.mask.padd.d.128" => "__builtin_ia32_paddd128_mask",
6332     "llvm.x86.avx512.mask.padd.d.256" => "__builtin_ia32_paddd256_mask",
6333     "llvm.x86.avx512.mask.padd.d.512" => "__builtin_ia32_paddd512_mask",
6334     "llvm.x86.avx512.mask.padd.q.128" => "__builtin_ia32_paddq128_mask",
6335     "llvm.x86.avx512.mask.padd.q.256" => "__builtin_ia32_paddq256_mask",
6336     "llvm.x86.avx512.mask.padd.q.512" => "__builtin_ia32_paddq512_mask",
6337     "llvm.x86.avx512.mask.padd.w.128" => "__builtin_ia32_paddw128_mask",
6338     "llvm.x86.avx512.mask.padd.w.256" => "__builtin_ia32_paddw256_mask",
6339     "llvm.x86.avx512.mask.padd.w.512" => "__builtin_ia32_paddw512_mask",
6340     "llvm.x86.avx512.mask.padds.b.128" => "__builtin_ia32_paddsb128_mask",
6341     "llvm.x86.avx512.mask.padds.b.256" => "__builtin_ia32_paddsb256_mask",
6342     "llvm.x86.avx512.mask.padds.b.512" => "__builtin_ia32_paddsb512_mask",
6343     "llvm.x86.avx512.mask.padds.w.128" => "__builtin_ia32_paddsw128_mask",
6344     "llvm.x86.avx512.mask.padds.w.256" => "__builtin_ia32_paddsw256_mask",
6345     "llvm.x86.avx512.mask.padds.w.512" => "__builtin_ia32_paddsw512_mask",
6346     "llvm.x86.avx512.mask.paddus.b.128" => "__builtin_ia32_paddusb128_mask",
6347     "llvm.x86.avx512.mask.paddus.b.256" => "__builtin_ia32_paddusb256_mask",
6348     "llvm.x86.avx512.mask.paddus.b.512" => "__builtin_ia32_paddusb512_mask",
6349     "llvm.x86.avx512.mask.paddus.w.128" => "__builtin_ia32_paddusw128_mask",
6350     "llvm.x86.avx512.mask.paddus.w.256" => "__builtin_ia32_paddusw256_mask",
6351     "llvm.x86.avx512.mask.paddus.w.512" => "__builtin_ia32_paddusw512_mask",
6352     "llvm.x86.avx512.mask.pand.d.512" => "__builtin_ia32_pandd512_mask",
6353     "llvm.x86.avx512.mask.pand.q.512" => "__builtin_ia32_pandq512_mask",
6354     "llvm.x86.avx512.mask.pavg.b.128" => "__builtin_ia32_pavgb128_mask",
6355     "llvm.x86.avx512.mask.pavg.b.256" => "__builtin_ia32_pavgb256_mask",
6356     "llvm.x86.avx512.mask.pavg.b.512" => "__builtin_ia32_pavgb512_mask",
6357     "llvm.x86.avx512.mask.pavg.w.128" => "__builtin_ia32_pavgw128_mask",
6358     "llvm.x86.avx512.mask.pavg.w.256" => "__builtin_ia32_pavgw256_mask",
6359     "llvm.x86.avx512.mask.pavg.w.512" => "__builtin_ia32_pavgw512_mask",
6360     "llvm.x86.avx512.mask.pbroadcast.b.gpr.128" => "__builtin_ia32_pbroadcastb128_gpr_mask",
6361     "llvm.x86.avx512.mask.pbroadcast.b.gpr.256" => "__builtin_ia32_pbroadcastb256_gpr_mask",
6362     "llvm.x86.avx512.mask.pbroadcast.b.gpr.512" => "__builtin_ia32_pbroadcastb512_gpr_mask",
6363     "llvm.x86.avx512.mask.pbroadcast.d.gpr.128" => "__builtin_ia32_pbroadcastd128_gpr_mask",
6364     "llvm.x86.avx512.mask.pbroadcast.d.gpr.256" => "__builtin_ia32_pbroadcastd256_gpr_mask",
6365     "llvm.x86.avx512.mask.pbroadcast.d.gpr.512" => "__builtin_ia32_pbroadcastd512_gpr_mask",
6366     "llvm.x86.avx512.mask.pbroadcast.q.gpr.128" => "__builtin_ia32_pbroadcastq128_gpr_mask",
6367     "llvm.x86.avx512.mask.pbroadcast.q.gpr.256" => "__builtin_ia32_pbroadcastq256_gpr_mask",
6368     "llvm.x86.avx512.mask.pbroadcast.q.gpr.512" => "__builtin_ia32_pbroadcastq512_gpr_mask",
6369     "llvm.x86.avx512.mask.pbroadcast.q.mem.512" => "__builtin_ia32_pbroadcastq512_mem_mask",
6370     "llvm.x86.avx512.mask.pbroadcast.w.gpr.128" => "__builtin_ia32_pbroadcastw128_gpr_mask",
6371     "llvm.x86.avx512.mask.pbroadcast.w.gpr.256" => "__builtin_ia32_pbroadcastw256_gpr_mask",
6372     "llvm.x86.avx512.mask.pbroadcast.w.gpr.512" => "__builtin_ia32_pbroadcastw512_gpr_mask",
6373     "llvm.x86.avx512.mask.pcmpeq.b.128" => "__builtin_ia32_pcmpeqb128_mask",
6374     "llvm.x86.avx512.mask.pcmpeq.b.256" => "__builtin_ia32_pcmpeqb256_mask",
6375     "llvm.x86.avx512.mask.pcmpeq.b.512" => "__builtin_ia32_pcmpeqb512_mask",
6376     "llvm.x86.avx512.mask.pcmpeq.d.128" => "__builtin_ia32_pcmpeqd128_mask",
6377     "llvm.x86.avx512.mask.pcmpeq.d.256" => "__builtin_ia32_pcmpeqd256_mask",
6378     "llvm.x86.avx512.mask.pcmpeq.d.512" => "__builtin_ia32_pcmpeqd512_mask",
6379     "llvm.x86.avx512.mask.pcmpeq.q.128" => "__builtin_ia32_pcmpeqq128_mask",
6380     "llvm.x86.avx512.mask.pcmpeq.q.256" => "__builtin_ia32_pcmpeqq256_mask",
6381     "llvm.x86.avx512.mask.pcmpeq.q.512" => "__builtin_ia32_pcmpeqq512_mask",
6382     "llvm.x86.avx512.mask.pcmpeq.w.128" => "__builtin_ia32_pcmpeqw128_mask",
6383     "llvm.x86.avx512.mask.pcmpeq.w.256" => "__builtin_ia32_pcmpeqw256_mask",
6384     "llvm.x86.avx512.mask.pcmpeq.w.512" => "__builtin_ia32_pcmpeqw512_mask",
6385     "llvm.x86.avx512.mask.pcmpgt.b.128" => "__builtin_ia32_pcmpgtb128_mask",
6386     "llvm.x86.avx512.mask.pcmpgt.b.256" => "__builtin_ia32_pcmpgtb256_mask",
6387     "llvm.x86.avx512.mask.pcmpgt.b.512" => "__builtin_ia32_pcmpgtb512_mask",
6388     "llvm.x86.avx512.mask.pcmpgt.d.128" => "__builtin_ia32_pcmpgtd128_mask",
6389     "llvm.x86.avx512.mask.pcmpgt.d.256" => "__builtin_ia32_pcmpgtd256_mask",
6390     "llvm.x86.avx512.mask.pcmpgt.d.512" => "__builtin_ia32_pcmpgtd512_mask",
6391     "llvm.x86.avx512.mask.pcmpgt.q.128" => "__builtin_ia32_pcmpgtq128_mask",
6392     "llvm.x86.avx512.mask.pcmpgt.q.256" => "__builtin_ia32_pcmpgtq256_mask",
6393     "llvm.x86.avx512.mask.pcmpgt.q.512" => "__builtin_ia32_pcmpgtq512_mask",
6394     "llvm.x86.avx512.mask.pcmpgt.w.128" => "__builtin_ia32_pcmpgtw128_mask",
6395     "llvm.x86.avx512.mask.pcmpgt.w.256" => "__builtin_ia32_pcmpgtw256_mask",
6396     "llvm.x86.avx512.mask.pcmpgt.w.512" => "__builtin_ia32_pcmpgtw512_mask",
6397     "llvm.x86.avx512.mask.permvar.df.256" => "__builtin_ia32_permvardf256_mask",
6398     "llvm.x86.avx512.mask.permvar.df.512" => "__builtin_ia32_permvardf512_mask",
6399     "llvm.x86.avx512.mask.permvar.di.256" => "__builtin_ia32_permvardi256_mask",
6400     "llvm.x86.avx512.mask.permvar.di.512" => "__builtin_ia32_permvardi512_mask",
6401     "llvm.x86.avx512.mask.permvar.hi.128" => "__builtin_ia32_permvarhi128_mask",
6402     "llvm.x86.avx512.mask.permvar.hi.256" => "__builtin_ia32_permvarhi256_mask",
6403     "llvm.x86.avx512.mask.permvar.hi.512" => "__builtin_ia32_permvarhi512_mask",
6404     "llvm.x86.avx512.mask.permvar.qi.128" => "__builtin_ia32_permvarqi128_mask",
6405     "llvm.x86.avx512.mask.permvar.qi.256" => "__builtin_ia32_permvarqi256_mask",
6406     "llvm.x86.avx512.mask.permvar.qi.512" => "__builtin_ia32_permvarqi512_mask",
6407     "llvm.x86.avx512.mask.permvar.sf.256" => "__builtin_ia32_permvarsf256_mask",
6408     "llvm.x86.avx512.mask.permvar.sf.512" => "__builtin_ia32_permvarsf512_mask",
6409     "llvm.x86.avx512.mask.permvar.si.256" => "__builtin_ia32_permvarsi256_mask",
6410     "llvm.x86.avx512.mask.permvar.si.512" => "__builtin_ia32_permvarsi512_mask",
6411     "llvm.x86.avx512.mask.pmaddubs.w.128" => "__builtin_ia32_pmaddubsw128_mask",
6412     "llvm.x86.avx512.mask.pmaddubs.w.256" => "__builtin_ia32_pmaddubsw256_mask",
6413     "llvm.x86.avx512.mask.pmaddubs.w.512" => "__builtin_ia32_pmaddubsw512_mask",
6414     "llvm.x86.avx512.mask.pmaddw.d.128" => "__builtin_ia32_pmaddwd128_mask",
6415     "llvm.x86.avx512.mask.pmaddw.d.256" => "__builtin_ia32_pmaddwd256_mask",
6416     "llvm.x86.avx512.mask.pmaddw.d.512" => "__builtin_ia32_pmaddwd512_mask",
6417     "llvm.x86.avx512.mask.pmaxs.b.128" => "__builtin_ia32_pmaxsb128_mask",
6418     "llvm.x86.avx512.mask.pmaxs.b.256" => "__builtin_ia32_pmaxsb256_mask",
6419     "llvm.x86.avx512.mask.pmaxs.b.512" => "__builtin_ia32_pmaxsb512_mask",
6420     "llvm.x86.avx512.mask.pmaxs.d.128" => "__builtin_ia32_pmaxsd128_mask",
6421     "llvm.x86.avx512.mask.pmaxs.d.256" => "__builtin_ia32_pmaxsd256_mask",
6422     "llvm.x86.avx512.mask.pmaxs.d.512" => "__builtin_ia32_pmaxsd512_mask",
6423     "llvm.x86.avx512.mask.pmaxs.q.128" => "__builtin_ia32_pmaxsq128_mask",
6424     "llvm.x86.avx512.mask.pmaxs.q.256" => "__builtin_ia32_pmaxsq256_mask",
6425     "llvm.x86.avx512.mask.pmaxs.q.512" => "__builtin_ia32_pmaxsq512_mask",
6426     "llvm.x86.avx512.mask.pmaxs.w.128" => "__builtin_ia32_pmaxsw128_mask",
6427     "llvm.x86.avx512.mask.pmaxs.w.256" => "__builtin_ia32_pmaxsw256_mask",
6428     "llvm.x86.avx512.mask.pmaxs.w.512" => "__builtin_ia32_pmaxsw512_mask",
6429     "llvm.x86.avx512.mask.pmaxu.b.128" => "__builtin_ia32_pmaxub128_mask",
6430     "llvm.x86.avx512.mask.pmaxu.b.256" => "__builtin_ia32_pmaxub256_mask",
6431     "llvm.x86.avx512.mask.pmaxu.b.512" => "__builtin_ia32_pmaxub512_mask",
6432     "llvm.x86.avx512.mask.pmaxu.d.128" => "__builtin_ia32_pmaxud128_mask",
6433     "llvm.x86.avx512.mask.pmaxu.d.256" => "__builtin_ia32_pmaxud256_mask",
6434     "llvm.x86.avx512.mask.pmaxu.d.512" => "__builtin_ia32_pmaxud512_mask",
6435     "llvm.x86.avx512.mask.pmaxu.q.128" => "__builtin_ia32_pmaxuq128_mask",
6436     "llvm.x86.avx512.mask.pmaxu.q.256" => "__builtin_ia32_pmaxuq256_mask",
6437     "llvm.x86.avx512.mask.pmaxu.q.512" => "__builtin_ia32_pmaxuq512_mask",
6438     "llvm.x86.avx512.mask.pmaxu.w.128" => "__builtin_ia32_pmaxuw128_mask",
6439     "llvm.x86.avx512.mask.pmaxu.w.256" => "__builtin_ia32_pmaxuw256_mask",
6440     "llvm.x86.avx512.mask.pmaxu.w.512" => "__builtin_ia32_pmaxuw512_mask",
6441     "llvm.x86.avx512.mask.pmins.b.128" => "__builtin_ia32_pminsb128_mask",
6442     "llvm.x86.avx512.mask.pmins.b.256" => "__builtin_ia32_pminsb256_mask",
6443     "llvm.x86.avx512.mask.pmins.b.512" => "__builtin_ia32_pminsb512_mask",
6444     "llvm.x86.avx512.mask.pmins.d.128" => "__builtin_ia32_pminsd128_mask",
6445     "llvm.x86.avx512.mask.pmins.d.256" => "__builtin_ia32_pminsd256_mask",
6446     "llvm.x86.avx512.mask.pmins.d.512" => "__builtin_ia32_pminsd512_mask",
6447     "llvm.x86.avx512.mask.pmins.q.128" => "__builtin_ia32_pminsq128_mask",
6448     "llvm.x86.avx512.mask.pmins.q.256" => "__builtin_ia32_pminsq256_mask",
6449     "llvm.x86.avx512.mask.pmins.q.512" => "__builtin_ia32_pminsq512_mask",
6450     "llvm.x86.avx512.mask.pmins.w.128" => "__builtin_ia32_pminsw128_mask",
6451     "llvm.x86.avx512.mask.pmins.w.256" => "__builtin_ia32_pminsw256_mask",
6452     "llvm.x86.avx512.mask.pmins.w.512" => "__builtin_ia32_pminsw512_mask",
6453     "llvm.x86.avx512.mask.pminu.b.128" => "__builtin_ia32_pminub128_mask",
6454     "llvm.x86.avx512.mask.pminu.b.256" => "__builtin_ia32_pminub256_mask",
6455     "llvm.x86.avx512.mask.pminu.b.512" => "__builtin_ia32_pminub512_mask",
6456     "llvm.x86.avx512.mask.pminu.d.128" => "__builtin_ia32_pminud128_mask",
6457     "llvm.x86.avx512.mask.pminu.d.256" => "__builtin_ia32_pminud256_mask",
6458     "llvm.x86.avx512.mask.pminu.d.512" => "__builtin_ia32_pminud512_mask",
6459     "llvm.x86.avx512.mask.pminu.q.128" => "__builtin_ia32_pminuq128_mask",
6460     "llvm.x86.avx512.mask.pminu.q.256" => "__builtin_ia32_pminuq256_mask",
6461     "llvm.x86.avx512.mask.pminu.q.512" => "__builtin_ia32_pminuq512_mask",
6462     "llvm.x86.avx512.mask.pminu.w.128" => "__builtin_ia32_pminuw128_mask",
6463     "llvm.x86.avx512.mask.pminu.w.256" => "__builtin_ia32_pminuw256_mask",
6464     "llvm.x86.avx512.mask.pminu.w.512" => "__builtin_ia32_pminuw512_mask",
6465     "llvm.x86.avx512.mask.pmov.db.128" => "__builtin_ia32_pmovdb128_mask",
6466     "llvm.x86.avx512.mask.pmov.db.256" => "__builtin_ia32_pmovdb256_mask",
6467     "llvm.x86.avx512.mask.pmov.db.512" => "__builtin_ia32_pmovdb512_mask",
6468     "llvm.x86.avx512.mask.pmov.db.mem.128" => "__builtin_ia32_pmovdb128mem_mask",
6469     "llvm.x86.avx512.mask.pmov.db.mem.256" => "__builtin_ia32_pmovdb256mem_mask",
6470     "llvm.x86.avx512.mask.pmov.db.mem.512" => "__builtin_ia32_pmovdb512mem_mask",
6471     "llvm.x86.avx512.mask.pmov.dw.128" => "__builtin_ia32_pmovdw128_mask",
6472     "llvm.x86.avx512.mask.pmov.dw.256" => "__builtin_ia32_pmovdw256_mask",
6473     "llvm.x86.avx512.mask.pmov.dw.512" => "__builtin_ia32_pmovdw512_mask",
6474     "llvm.x86.avx512.mask.pmov.dw.mem.128" => "__builtin_ia32_pmovdw128mem_mask",
6475     "llvm.x86.avx512.mask.pmov.dw.mem.256" => "__builtin_ia32_pmovdw256mem_mask",
6476     "llvm.x86.avx512.mask.pmov.dw.mem.512" => "__builtin_ia32_pmovdw512mem_mask",
6477     "llvm.x86.avx512.mask.pmov.qb.128" => "__builtin_ia32_pmovqb128_mask",
6478     "llvm.x86.avx512.mask.pmov.qb.256" => "__builtin_ia32_pmovqb256_mask",
6479     "llvm.x86.avx512.mask.pmov.qb.512" => "__builtin_ia32_pmovqb512_mask",
6480     "llvm.x86.avx512.mask.pmov.qb.mem.128" => "__builtin_ia32_pmovqb128mem_mask",
6481     "llvm.x86.avx512.mask.pmov.qb.mem.256" => "__builtin_ia32_pmovqb256mem_mask",
6482     "llvm.x86.avx512.mask.pmov.qb.mem.512" => "__builtin_ia32_pmovqb512mem_mask",
6483     "llvm.x86.avx512.mask.pmov.qd.128" => "__builtin_ia32_pmovqd128_mask",
6484     "llvm.x86.avx512.mask.pmov.qd.256" => "__builtin_ia32_pmovqd256_mask",
6485     "llvm.x86.avx512.mask.pmov.qd.512" => "__builtin_ia32_pmovqd512_mask",
6486     "llvm.x86.avx512.mask.pmov.qd.mem.128" => "__builtin_ia32_pmovqd128mem_mask",
6487     "llvm.x86.avx512.mask.pmov.qd.mem.256" => "__builtin_ia32_pmovqd256mem_mask",
6488     "llvm.x86.avx512.mask.pmov.qd.mem.512" => "__builtin_ia32_pmovqd512mem_mask",
6489     "llvm.x86.avx512.mask.pmov.qw.128" => "__builtin_ia32_pmovqw128_mask",
6490     "llvm.x86.avx512.mask.pmov.qw.256" => "__builtin_ia32_pmovqw256_mask",
6491     "llvm.x86.avx512.mask.pmov.qw.512" => "__builtin_ia32_pmovqw512_mask",
6492     "llvm.x86.avx512.mask.pmov.qw.mem.128" => "__builtin_ia32_pmovqw128mem_mask",
6493     "llvm.x86.avx512.mask.pmov.qw.mem.256" => "__builtin_ia32_pmovqw256mem_mask",
6494     "llvm.x86.avx512.mask.pmov.qw.mem.512" => "__builtin_ia32_pmovqw512mem_mask",
6495     "llvm.x86.avx512.mask.pmov.wb.128" => "__builtin_ia32_pmovwb128_mask",
6496     "llvm.x86.avx512.mask.pmov.wb.256" => "__builtin_ia32_pmovwb256_mask",
6497     "llvm.x86.avx512.mask.pmov.wb.512" => "__builtin_ia32_pmovwb512_mask",
6498     "llvm.x86.avx512.mask.pmov.wb.mem.128" => "__builtin_ia32_pmovwb128mem_mask",
6499     "llvm.x86.avx512.mask.pmov.wb.mem.256" => "__builtin_ia32_pmovwb256mem_mask",
6500     "llvm.x86.avx512.mask.pmov.wb.mem.512" => "__builtin_ia32_pmovwb512mem_mask",
6501     "llvm.x86.avx512.mask.pmovs.db.128" => "__builtin_ia32_pmovsdb128_mask",
6502     "llvm.x86.avx512.mask.pmovs.db.256" => "__builtin_ia32_pmovsdb256_mask",
6503     "llvm.x86.avx512.mask.pmovs.db.512" => "__builtin_ia32_pmovsdb512_mask",
6504     "llvm.x86.avx512.mask.pmovs.db.mem.128" => "__builtin_ia32_pmovsdb128mem_mask",
6505     "llvm.x86.avx512.mask.pmovs.db.mem.256" => "__builtin_ia32_pmovsdb256mem_mask",
6506     "llvm.x86.avx512.mask.pmovs.db.mem.512" => "__builtin_ia32_pmovsdb512mem_mask",
6507     "llvm.x86.avx512.mask.pmovs.dw.128" => "__builtin_ia32_pmovsdw128_mask",
6508     "llvm.x86.avx512.mask.pmovs.dw.256" => "__builtin_ia32_pmovsdw256_mask",
6509     "llvm.x86.avx512.mask.pmovs.dw.512" => "__builtin_ia32_pmovsdw512_mask",
6510     "llvm.x86.avx512.mask.pmovs.dw.mem.128" => "__builtin_ia32_pmovsdw128mem_mask",
6511     "llvm.x86.avx512.mask.pmovs.dw.mem.256" => "__builtin_ia32_pmovsdw256mem_mask",
6512     "llvm.x86.avx512.mask.pmovs.dw.mem.512" => "__builtin_ia32_pmovsdw512mem_mask",
6513     "llvm.x86.avx512.mask.pmovs.qb.128" => "__builtin_ia32_pmovsqb128_mask",
6514     "llvm.x86.avx512.mask.pmovs.qb.256" => "__builtin_ia32_pmovsqb256_mask",
6515     "llvm.x86.avx512.mask.pmovs.qb.512" => "__builtin_ia32_pmovsqb512_mask",
6516     "llvm.x86.avx512.mask.pmovs.qb.mem.128" => "__builtin_ia32_pmovsqb128mem_mask",
6517     "llvm.x86.avx512.mask.pmovs.qb.mem.256" => "__builtin_ia32_pmovsqb256mem_mask",
6518     "llvm.x86.avx512.mask.pmovs.qb.mem.512" => "__builtin_ia32_pmovsqb512mem_mask",
6519     "llvm.x86.avx512.mask.pmovs.qd.128" => "__builtin_ia32_pmovsqd128_mask",
6520     "llvm.x86.avx512.mask.pmovs.qd.256" => "__builtin_ia32_pmovsqd256_mask",
6521     "llvm.x86.avx512.mask.pmovs.qd.512" => "__builtin_ia32_pmovsqd512_mask",
6522     "llvm.x86.avx512.mask.pmovs.qd.mem.128" => "__builtin_ia32_pmovsqd128mem_mask",
6523     "llvm.x86.avx512.mask.pmovs.qd.mem.256" => "__builtin_ia32_pmovsqd256mem_mask",
6524     "llvm.x86.avx512.mask.pmovs.qd.mem.512" => "__builtin_ia32_pmovsqd512mem_mask",
6525     "llvm.x86.avx512.mask.pmovs.qw.128" => "__builtin_ia32_pmovsqw128_mask",
6526     "llvm.x86.avx512.mask.pmovs.qw.256" => "__builtin_ia32_pmovsqw256_mask",
6527     "llvm.x86.avx512.mask.pmovs.qw.512" => "__builtin_ia32_pmovsqw512_mask",
6528     "llvm.x86.avx512.mask.pmovs.qw.mem.128" => "__builtin_ia32_pmovsqw128mem_mask",
6529     "llvm.x86.avx512.mask.pmovs.qw.mem.256" => "__builtin_ia32_pmovsqw256mem_mask",
6530     "llvm.x86.avx512.mask.pmovs.qw.mem.512" => "__builtin_ia32_pmovsqw512mem_mask",
6531     "llvm.x86.avx512.mask.pmovs.wb.128" => "__builtin_ia32_pmovswb128_mask",
6532     "llvm.x86.avx512.mask.pmovs.wb.256" => "__builtin_ia32_pmovswb256_mask",
6533     "llvm.x86.avx512.mask.pmovs.wb.512" => "__builtin_ia32_pmovswb512_mask",
6534     "llvm.x86.avx512.mask.pmovs.wb.mem.128" => "__builtin_ia32_pmovswb128mem_mask",
6535     "llvm.x86.avx512.mask.pmovs.wb.mem.256" => "__builtin_ia32_pmovswb256mem_mask",
6536     "llvm.x86.avx512.mask.pmovs.wb.mem.512" => "__builtin_ia32_pmovswb512mem_mask",
6537     "llvm.x86.avx512.mask.pmovsxb.d.128" => "__builtin_ia32_pmovsxbd128_mask",
6538     "llvm.x86.avx512.mask.pmovsxb.d.256" => "__builtin_ia32_pmovsxbd256_mask",
6539     "llvm.x86.avx512.mask.pmovsxb.d.512" => "__builtin_ia32_pmovsxbd512_mask",
6540     "llvm.x86.avx512.mask.pmovsxb.q.128" => "__builtin_ia32_pmovsxbq128_mask",
6541     "llvm.x86.avx512.mask.pmovsxb.q.256" => "__builtin_ia32_pmovsxbq256_mask",
6542     "llvm.x86.avx512.mask.pmovsxb.q.512" => "__builtin_ia32_pmovsxbq512_mask",
6543     "llvm.x86.avx512.mask.pmovsxb.w.128" => "__builtin_ia32_pmovsxbw128_mask",
6544     "llvm.x86.avx512.mask.pmovsxb.w.256" => "__builtin_ia32_pmovsxbw256_mask",
6545     "llvm.x86.avx512.mask.pmovsxb.w.512" => "__builtin_ia32_pmovsxbw512_mask",
6546     "llvm.x86.avx512.mask.pmovsxd.q.128" => "__builtin_ia32_pmovsxdq128_mask",
6547     "llvm.x86.avx512.mask.pmovsxd.q.256" => "__builtin_ia32_pmovsxdq256_mask",
6548     "llvm.x86.avx512.mask.pmovsxd.q.512" => "__builtin_ia32_pmovsxdq512_mask",
6549     "llvm.x86.avx512.mask.pmovsxw.d.128" => "__builtin_ia32_pmovsxwd128_mask",
6550     "llvm.x86.avx512.mask.pmovsxw.d.256" => "__builtin_ia32_pmovsxwd256_mask",
6551     "llvm.x86.avx512.mask.pmovsxw.d.512" => "__builtin_ia32_pmovsxwd512_mask",
6552     "llvm.x86.avx512.mask.pmovsxw.q.128" => "__builtin_ia32_pmovsxwq128_mask",
6553     "llvm.x86.avx512.mask.pmovsxw.q.256" => "__builtin_ia32_pmovsxwq256_mask",
6554     "llvm.x86.avx512.mask.pmovsxw.q.512" => "__builtin_ia32_pmovsxwq512_mask",
6555     "llvm.x86.avx512.mask.pmovus.db.128" => "__builtin_ia32_pmovusdb128_mask",
6556     "llvm.x86.avx512.mask.pmovus.db.256" => "__builtin_ia32_pmovusdb256_mask",
6557     "llvm.x86.avx512.mask.pmovus.db.512" => "__builtin_ia32_pmovusdb512_mask",
6558     "llvm.x86.avx512.mask.pmovus.db.mem.128" => "__builtin_ia32_pmovusdb128mem_mask",
6559     "llvm.x86.avx512.mask.pmovus.db.mem.256" => "__builtin_ia32_pmovusdb256mem_mask",
6560     "llvm.x86.avx512.mask.pmovus.db.mem.512" => "__builtin_ia32_pmovusdb512mem_mask",
6561     "llvm.x86.avx512.mask.pmovus.dw.128" => "__builtin_ia32_pmovusdw128_mask",
6562     "llvm.x86.avx512.mask.pmovus.dw.256" => "__builtin_ia32_pmovusdw256_mask",
6563     "llvm.x86.avx512.mask.pmovus.dw.512" => "__builtin_ia32_pmovusdw512_mask",
6564     "llvm.x86.avx512.mask.pmovus.dw.mem.128" => "__builtin_ia32_pmovusdw128mem_mask",
6565     "llvm.x86.avx512.mask.pmovus.dw.mem.256" => "__builtin_ia32_pmovusdw256mem_mask",
6566     "llvm.x86.avx512.mask.pmovus.dw.mem.512" => "__builtin_ia32_pmovusdw512mem_mask",
6567     "llvm.x86.avx512.mask.pmovus.qb.128" => "__builtin_ia32_pmovusqb128_mask",
6568     "llvm.x86.avx512.mask.pmovus.qb.256" => "__builtin_ia32_pmovusqb256_mask",
6569     "llvm.x86.avx512.mask.pmovus.qb.512" => "__builtin_ia32_pmovusqb512_mask",
6570     "llvm.x86.avx512.mask.pmovus.qb.mem.128" => "__builtin_ia32_pmovusqb128mem_mask",
6571     "llvm.x86.avx512.mask.pmovus.qb.mem.256" => "__builtin_ia32_pmovusqb256mem_mask",
6572     "llvm.x86.avx512.mask.pmovus.qb.mem.512" => "__builtin_ia32_pmovusqb512mem_mask",
6573     "llvm.x86.avx512.mask.pmovus.qd.128" => "__builtin_ia32_pmovusqd128_mask",
6574     "llvm.x86.avx512.mask.pmovus.qd.256" => "__builtin_ia32_pmovusqd256_mask",
6575     "llvm.x86.avx512.mask.pmovus.qd.512" => "__builtin_ia32_pmovusqd512_mask",
6576     "llvm.x86.avx512.mask.pmovus.qd.mem.128" => "__builtin_ia32_pmovusqd128mem_mask",
6577     "llvm.x86.avx512.mask.pmovus.qd.mem.256" => "__builtin_ia32_pmovusqd256mem_mask",
6578     "llvm.x86.avx512.mask.pmovus.qd.mem.512" => "__builtin_ia32_pmovusqd512mem_mask",
6579     "llvm.x86.avx512.mask.pmovus.qw.128" => "__builtin_ia32_pmovusqw128_mask",
6580     "llvm.x86.avx512.mask.pmovus.qw.256" => "__builtin_ia32_pmovusqw256_mask",
6581     "llvm.x86.avx512.mask.pmovus.qw.512" => "__builtin_ia32_pmovusqw512_mask",
6582     "llvm.x86.avx512.mask.pmovus.qw.mem.128" => "__builtin_ia32_pmovusqw128mem_mask",
6583     "llvm.x86.avx512.mask.pmovus.qw.mem.256" => "__builtin_ia32_pmovusqw256mem_mask",
6584     "llvm.x86.avx512.mask.pmovus.qw.mem.512" => "__builtin_ia32_pmovusqw512mem_mask",
6585     "llvm.x86.avx512.mask.pmovus.wb.128" => "__builtin_ia32_pmovuswb128_mask",
6586     "llvm.x86.avx512.mask.pmovus.wb.256" => "__builtin_ia32_pmovuswb256_mask",
6587     "llvm.x86.avx512.mask.pmovus.wb.512" => "__builtin_ia32_pmovuswb512_mask",
6588     "llvm.x86.avx512.mask.pmovus.wb.mem.128" => "__builtin_ia32_pmovuswb128mem_mask",
6589     "llvm.x86.avx512.mask.pmovus.wb.mem.256" => "__builtin_ia32_pmovuswb256mem_mask",
6590     "llvm.x86.avx512.mask.pmovus.wb.mem.512" => "__builtin_ia32_pmovuswb512mem_mask",
6591     "llvm.x86.avx512.mask.pmovzxb.d.128" => "__builtin_ia32_pmovzxbd128_mask",
6592     "llvm.x86.avx512.mask.pmovzxb.d.256" => "__builtin_ia32_pmovzxbd256_mask",
6593     "llvm.x86.avx512.mask.pmovzxb.d.512" => "__builtin_ia32_pmovzxbd512_mask",
6594     "llvm.x86.avx512.mask.pmovzxb.q.128" => "__builtin_ia32_pmovzxbq128_mask",
6595     "llvm.x86.avx512.mask.pmovzxb.q.256" => "__builtin_ia32_pmovzxbq256_mask",
6596     "llvm.x86.avx512.mask.pmovzxb.q.512" => "__builtin_ia32_pmovzxbq512_mask",
6597     "llvm.x86.avx512.mask.pmovzxb.w.128" => "__builtin_ia32_pmovzxbw128_mask",
6598     "llvm.x86.avx512.mask.pmovzxb.w.256" => "__builtin_ia32_pmovzxbw256_mask",
6599     "llvm.x86.avx512.mask.pmovzxb.w.512" => "__builtin_ia32_pmovzxbw512_mask",
6600     "llvm.x86.avx512.mask.pmovzxd.q.128" => "__builtin_ia32_pmovzxdq128_mask",
6601     "llvm.x86.avx512.mask.pmovzxd.q.256" => "__builtin_ia32_pmovzxdq256_mask",
6602     "llvm.x86.avx512.mask.pmovzxd.q.512" => "__builtin_ia32_pmovzxdq512_mask",
6603     "llvm.x86.avx512.mask.pmovzxw.d.128" => "__builtin_ia32_pmovzxwd128_mask",
6604     "llvm.x86.avx512.mask.pmovzxw.d.256" => "__builtin_ia32_pmovzxwd256_mask",
6605     "llvm.x86.avx512.mask.pmovzxw.d.512" => "__builtin_ia32_pmovzxwd512_mask",
6606     "llvm.x86.avx512.mask.pmovzxw.q.128" => "__builtin_ia32_pmovzxwq128_mask",
6607     "llvm.x86.avx512.mask.pmovzxw.q.256" => "__builtin_ia32_pmovzxwq256_mask",
6608     "llvm.x86.avx512.mask.pmovzxw.q.512" => "__builtin_ia32_pmovzxwq512_mask",
6609     "llvm.x86.avx512.mask.pmul.dq.128" => "__builtin_ia32_pmuldq128_mask",
6610     "llvm.x86.avx512.mask.pmul.dq.256" => "__builtin_ia32_pmuldq256_mask",
6611     "llvm.x86.avx512.mask.pmul.dq.512" => "__builtin_ia32_pmuldq512_mask",
6612     "llvm.x86.avx512.mask.pmul.hr.sw.128" => "__builtin_ia32_pmulhrsw128_mask",
6613     "llvm.x86.avx512.mask.pmul.hr.sw.256" => "__builtin_ia32_pmulhrsw256_mask",
6614     "llvm.x86.avx512.mask.pmul.hr.sw.512" => "__builtin_ia32_pmulhrsw512_mask",
6615     "llvm.x86.avx512.mask.pmulh.w.128" => "__builtin_ia32_pmulhw128_mask",
6616     "llvm.x86.avx512.mask.pmulh.w.256" => "__builtin_ia32_pmulhw256_mask",
6617     "llvm.x86.avx512.mask.pmulh.w.512" => "__builtin_ia32_pmulhw512_mask",
6618     "llvm.x86.avx512.mask.pmulhu.w.128" => "__builtin_ia32_pmulhuw128_mask",
6619     "llvm.x86.avx512.mask.pmulhu.w.256" => "__builtin_ia32_pmulhuw256_mask",
6620     "llvm.x86.avx512.mask.pmulhu.w.512" => "__builtin_ia32_pmulhuw512_mask",
6621     "llvm.x86.avx512.mask.pmull.d.128" => "__builtin_ia32_pmulld128_mask",
6622     "llvm.x86.avx512.mask.pmull.d.256" => "__builtin_ia32_pmulld256_mask",
6623     "llvm.x86.avx512.mask.pmull.d.512" => "__builtin_ia32_pmulld512_mask",
6624     "llvm.x86.avx512.mask.pmull.q.128" => "__builtin_ia32_pmullq128_mask",
6625     "llvm.x86.avx512.mask.pmull.q.256" => "__builtin_ia32_pmullq256_mask",
6626     "llvm.x86.avx512.mask.pmull.q.512" => "__builtin_ia32_pmullq512_mask",
6627     "llvm.x86.avx512.mask.pmull.w.128" => "__builtin_ia32_pmullw128_mask",
6628     "llvm.x86.avx512.mask.pmull.w.256" => "__builtin_ia32_pmullw256_mask",
6629     "llvm.x86.avx512.mask.pmull.w.512" => "__builtin_ia32_pmullw512_mask",
6630     "llvm.x86.avx512.mask.pmultishift.qb.128" => "__builtin_ia32_vpmultishiftqb128_mask",
6631     "llvm.x86.avx512.mask.pmultishift.qb.256" => "__builtin_ia32_vpmultishiftqb256_mask",
6632     "llvm.x86.avx512.mask.pmultishift.qb.512" => "__builtin_ia32_vpmultishiftqb512_mask",
6633     "llvm.x86.avx512.mask.pmulu.dq.128" => "__builtin_ia32_pmuludq128_mask",
6634     "llvm.x86.avx512.mask.pmulu.dq.256" => "__builtin_ia32_pmuludq256_mask",
6635     "llvm.x86.avx512.mask.pmulu.dq.512" => "__builtin_ia32_pmuludq512_mask",
6636     "llvm.x86.avx512.mask.prol.d.128" => "__builtin_ia32_prold128_mask",
6637     "llvm.x86.avx512.mask.prol.d.256" => "__builtin_ia32_prold256_mask",
6638     "llvm.x86.avx512.mask.prol.d.512" => "__builtin_ia32_prold512_mask",
6639     "llvm.x86.avx512.mask.prol.q.128" => "__builtin_ia32_prolq128_mask",
6640     "llvm.x86.avx512.mask.prol.q.256" => "__builtin_ia32_prolq256_mask",
6641     "llvm.x86.avx512.mask.prol.q.512" => "__builtin_ia32_prolq512_mask",
6642     "llvm.x86.avx512.mask.prolv.d.128" => "__builtin_ia32_prolvd128_mask",
6643     "llvm.x86.avx512.mask.prolv.d.256" => "__builtin_ia32_prolvd256_mask",
6644     "llvm.x86.avx512.mask.prolv.d.512" => "__builtin_ia32_prolvd512_mask",
6645     "llvm.x86.avx512.mask.prolv.q.128" => "__builtin_ia32_prolvq128_mask",
6646     "llvm.x86.avx512.mask.prolv.q.256" => "__builtin_ia32_prolvq256_mask",
6647     "llvm.x86.avx512.mask.prolv.q.512" => "__builtin_ia32_prolvq512_mask",
6648     "llvm.x86.avx512.mask.pror.d.128" => "__builtin_ia32_prord128_mask",
6649     "llvm.x86.avx512.mask.pror.d.256" => "__builtin_ia32_prord256_mask",
6650     "llvm.x86.avx512.mask.pror.d.512" => "__builtin_ia32_prord512_mask",
6651     "llvm.x86.avx512.mask.pror.q.128" => "__builtin_ia32_prorq128_mask",
6652     "llvm.x86.avx512.mask.pror.q.256" => "__builtin_ia32_prorq256_mask",
6653     "llvm.x86.avx512.mask.pror.q.512" => "__builtin_ia32_prorq512_mask",
6654     "llvm.x86.avx512.mask.prorv.d.128" => "__builtin_ia32_prorvd128_mask",
6655     "llvm.x86.avx512.mask.prorv.d.256" => "__builtin_ia32_prorvd256_mask",
6656     "llvm.x86.avx512.mask.prorv.d.512" => "__builtin_ia32_prorvd512_mask",
6657     "llvm.x86.avx512.mask.prorv.q.128" => "__builtin_ia32_prorvq128_mask",
6658     "llvm.x86.avx512.mask.prorv.q.256" => "__builtin_ia32_prorvq256_mask",
6659     "llvm.x86.avx512.mask.prorv.q.512" => "__builtin_ia32_prorvq512_mask",
6660     "llvm.x86.avx512.mask.pshuf.b.128" => "__builtin_ia32_pshufb128_mask",
6661     "llvm.x86.avx512.mask.pshuf.b.256" => "__builtin_ia32_pshufb256_mask",
6662     "llvm.x86.avx512.mask.pshuf.b.512" => "__builtin_ia32_pshufb512_mask",
6663     "llvm.x86.avx512.mask.psll.d" => "__builtin_ia32_pslld512_mask",
6664     "llvm.x86.avx512.mask.psll.d.128" => "__builtin_ia32_pslld128_mask",
6665     "llvm.x86.avx512.mask.psll.d.256" => "__builtin_ia32_pslld256_mask",
6666     "llvm.x86.avx512.mask.psll.di.128" => "__builtin_ia32_pslldi128_mask",
6667     "llvm.x86.avx512.mask.psll.di.256" => "__builtin_ia32_pslldi256_mask",
6668     "llvm.x86.avx512.mask.psll.di.512" => "__builtin_ia32_pslldi512_mask",
6669     "llvm.x86.avx512.mask.psll.q" => "__builtin_ia32_psllq512_mask",
6670     "llvm.x86.avx512.mask.psll.q.128" => "__builtin_ia32_psllq128_mask",
6671     "llvm.x86.avx512.mask.psll.q.256" => "__builtin_ia32_psllq256_mask",
6672     "llvm.x86.avx512.mask.psll.qi.128" => "__builtin_ia32_psllqi128_mask",
6673     "llvm.x86.avx512.mask.psll.qi.256" => "__builtin_ia32_psllqi256_mask",
6674     "llvm.x86.avx512.mask.psll.qi.512" => "__builtin_ia32_psllqi512_mask",
6675     "llvm.x86.avx512.mask.psll.w.128" => "__builtin_ia32_psllw128_mask",
6676     "llvm.x86.avx512.mask.psll.w.256" => "__builtin_ia32_psllw256_mask",
6677     "llvm.x86.avx512.mask.psll.w.512" => "__builtin_ia32_psllw512_mask",
6678     "llvm.x86.avx512.mask.psll.wi.128" => "__builtin_ia32_psllwi128_mask",
6679     "llvm.x86.avx512.mask.psll.wi.256" => "__builtin_ia32_psllwi256_mask",
6680     "llvm.x86.avx512.mask.psll.wi.512" => "__builtin_ia32_psllwi512_mask",
6681     "llvm.x86.avx512.mask.psllv.d" => "__builtin_ia32_psllv16si_mask",
6682     "llvm.x86.avx512.mask.psllv.q" => "__builtin_ia32_psllv8di_mask",
6683     "llvm.x86.avx512.mask.psllv16.hi" => "__builtin_ia32_psllv16hi_mask",
6684     "llvm.x86.avx512.mask.psllv2.di" => "__builtin_ia32_psllv2di_mask",
6685     "llvm.x86.avx512.mask.psllv32hi" => "__builtin_ia32_psllv32hi_mask",
6686     "llvm.x86.avx512.mask.psllv4.di" => "__builtin_ia32_psllv4di_mask",
6687     "llvm.x86.avx512.mask.psllv4.si" => "__builtin_ia32_psllv4si_mask",
6688     "llvm.x86.avx512.mask.psllv8.hi" => "__builtin_ia32_psllv8hi_mask",
6689     "llvm.x86.avx512.mask.psllv8.si" => "__builtin_ia32_psllv8si_mask",
6690     "llvm.x86.avx512.mask.psra.d" => "__builtin_ia32_psrad512_mask",
6691     "llvm.x86.avx512.mask.psra.d.128" => "__builtin_ia32_psrad128_mask",
6692     "llvm.x86.avx512.mask.psra.d.256" => "__builtin_ia32_psrad256_mask",
6693     "llvm.x86.avx512.mask.psra.di.128" => "__builtin_ia32_psradi128_mask",
6694     "llvm.x86.avx512.mask.psra.di.256" => "__builtin_ia32_psradi256_mask",
6695     "llvm.x86.avx512.mask.psra.di.512" => "__builtin_ia32_psradi512_mask",
6696     "llvm.x86.avx512.mask.psra.q" => "__builtin_ia32_psraq512_mask",
6697     "llvm.x86.avx512.mask.psra.q.128" => "__builtin_ia32_psraq128_mask",
6698     "llvm.x86.avx512.mask.psra.q.256" => "__builtin_ia32_psraq256_mask",
6699     "llvm.x86.avx512.mask.psra.qi.128" => "__builtin_ia32_psraqi128_mask",
6700     "llvm.x86.avx512.mask.psra.qi.256" => "__builtin_ia32_psraqi256_mask",
6701     "llvm.x86.avx512.mask.psra.qi.512" => "__builtin_ia32_psraqi512_mask",
6702     "llvm.x86.avx512.mask.psra.w.128" => "__builtin_ia32_psraw128_mask",
6703     "llvm.x86.avx512.mask.psra.w.256" => "__builtin_ia32_psraw256_mask",
6704     "llvm.x86.avx512.mask.psra.w.512" => "__builtin_ia32_psraw512_mask",
6705     "llvm.x86.avx512.mask.psra.wi.128" => "__builtin_ia32_psrawi128_mask",
6706     "llvm.x86.avx512.mask.psra.wi.256" => "__builtin_ia32_psrawi256_mask",
6707     "llvm.x86.avx512.mask.psra.wi.512" => "__builtin_ia32_psrawi512_mask",
6708     "llvm.x86.avx512.mask.psrav.d" => "__builtin_ia32_psrav16si_mask",
6709     "llvm.x86.avx512.mask.psrav.q" => "__builtin_ia32_psrav8di_mask",
6710     "llvm.x86.avx512.mask.psrav.q.128" => "__builtin_ia32_psravq128_mask",
6711     "llvm.x86.avx512.mask.psrav.q.256" => "__builtin_ia32_psravq256_mask",
6712     "llvm.x86.avx512.mask.psrav16.hi" => "__builtin_ia32_psrav16hi_mask",
6713     "llvm.x86.avx512.mask.psrav32.hi" => "__builtin_ia32_psrav32hi_mask",
6714     "llvm.x86.avx512.mask.psrav4.si" => "__builtin_ia32_psrav4si_mask",
6715     "llvm.x86.avx512.mask.psrav8.hi" => "__builtin_ia32_psrav8hi_mask",
6716     "llvm.x86.avx512.mask.psrav8.si" => "__builtin_ia32_psrav8si_mask",
6717     "llvm.x86.avx512.mask.psrl.d" => "__builtin_ia32_psrld512_mask",
6718     "llvm.x86.avx512.mask.psrl.d.128" => "__builtin_ia32_psrld128_mask",
6719     "llvm.x86.avx512.mask.psrl.d.256" => "__builtin_ia32_psrld256_mask",
6720     "llvm.x86.avx512.mask.psrl.di.128" => "__builtin_ia32_psrldi128_mask",
6721     "llvm.x86.avx512.mask.psrl.di.256" => "__builtin_ia32_psrldi256_mask",
6722     "llvm.x86.avx512.mask.psrl.di.512" => "__builtin_ia32_psrldi512_mask",
6723     "llvm.x86.avx512.mask.psrl.q" => "__builtin_ia32_psrlq512_mask",
6724     "llvm.x86.avx512.mask.psrl.q.128" => "__builtin_ia32_psrlq128_mask",
6725     "llvm.x86.avx512.mask.psrl.q.256" => "__builtin_ia32_psrlq256_mask",
6726     "llvm.x86.avx512.mask.psrl.qi.128" => "__builtin_ia32_psrlqi128_mask",
6727     "llvm.x86.avx512.mask.psrl.qi.256" => "__builtin_ia32_psrlqi256_mask",
6728     "llvm.x86.avx512.mask.psrl.qi.512" => "__builtin_ia32_psrlqi512_mask",
6729     "llvm.x86.avx512.mask.psrl.w.128" => "__builtin_ia32_psrlw128_mask",
6730     "llvm.x86.avx512.mask.psrl.w.256" => "__builtin_ia32_psrlw256_mask",
6731     "llvm.x86.avx512.mask.psrl.w.512" => "__builtin_ia32_psrlw512_mask",
6732     "llvm.x86.avx512.mask.psrl.wi.128" => "__builtin_ia32_psrlwi128_mask",
6733     "llvm.x86.avx512.mask.psrl.wi.256" => "__builtin_ia32_psrlwi256_mask",
6734     "llvm.x86.avx512.mask.psrl.wi.512" => "__builtin_ia32_psrlwi512_mask",
6735     "llvm.x86.avx512.mask.psrlv.d" => "__builtin_ia32_psrlv16si_mask",
6736     "llvm.x86.avx512.mask.psrlv.q" => "__builtin_ia32_psrlv8di_mask",
6737     "llvm.x86.avx512.mask.psrlv16.hi" => "__builtin_ia32_psrlv16hi_mask",
6738     "llvm.x86.avx512.mask.psrlv2.di" => "__builtin_ia32_psrlv2di_mask",
6739     "llvm.x86.avx512.mask.psrlv32hi" => "__builtin_ia32_psrlv32hi_mask",
6740     "llvm.x86.avx512.mask.psrlv4.di" => "__builtin_ia32_psrlv4di_mask",
6741     "llvm.x86.avx512.mask.psrlv4.si" => "__builtin_ia32_psrlv4si_mask",
6742     "llvm.x86.avx512.mask.psrlv8.hi" => "__builtin_ia32_psrlv8hi_mask",
6743     "llvm.x86.avx512.mask.psrlv8.si" => "__builtin_ia32_psrlv8si_mask",
6744     "llvm.x86.avx512.mask.psub.b.128" => "__builtin_ia32_psubb128_mask",
6745     "llvm.x86.avx512.mask.psub.b.256" => "__builtin_ia32_psubb256_mask",
6746     "llvm.x86.avx512.mask.psub.b.512" => "__builtin_ia32_psubb512_mask",
6747     "llvm.x86.avx512.mask.psub.d.128" => "__builtin_ia32_psubd128_mask",
6748     "llvm.x86.avx512.mask.psub.d.256" => "__builtin_ia32_psubd256_mask",
6749     "llvm.x86.avx512.mask.psub.d.512" => "__builtin_ia32_psubd512_mask",
6750     "llvm.x86.avx512.mask.psub.q.128" => "__builtin_ia32_psubq128_mask",
6751     "llvm.x86.avx512.mask.psub.q.256" => "__builtin_ia32_psubq256_mask",
6752     "llvm.x86.avx512.mask.psub.q.512" => "__builtin_ia32_psubq512_mask",
6753     "llvm.x86.avx512.mask.psub.w.128" => "__builtin_ia32_psubw128_mask",
6754     "llvm.x86.avx512.mask.psub.w.256" => "__builtin_ia32_psubw256_mask",
6755     "llvm.x86.avx512.mask.psub.w.512" => "__builtin_ia32_psubw512_mask",
6756     "llvm.x86.avx512.mask.psubs.b.128" => "__builtin_ia32_psubsb128_mask",
6757     "llvm.x86.avx512.mask.psubs.b.256" => "__builtin_ia32_psubsb256_mask",
6758     "llvm.x86.avx512.mask.psubs.b.512" => "__builtin_ia32_psubsb512_mask",
6759     "llvm.x86.avx512.mask.psubs.w.128" => "__builtin_ia32_psubsw128_mask",
6760     "llvm.x86.avx512.mask.psubs.w.256" => "__builtin_ia32_psubsw256_mask",
6761     "llvm.x86.avx512.mask.psubs.w.512" => "__builtin_ia32_psubsw512_mask",
6762     "llvm.x86.avx512.mask.psubus.b.128" => "__builtin_ia32_psubusb128_mask",
6763     "llvm.x86.avx512.mask.psubus.b.256" => "__builtin_ia32_psubusb256_mask",
6764     "llvm.x86.avx512.mask.psubus.b.512" => "__builtin_ia32_psubusb512_mask",
6765     "llvm.x86.avx512.mask.psubus.w.128" => "__builtin_ia32_psubusw128_mask",
6766     "llvm.x86.avx512.mask.psubus.w.256" => "__builtin_ia32_psubusw256_mask",
6767     "llvm.x86.avx512.mask.psubus.w.512" => "__builtin_ia32_psubusw512_mask",
6768     "llvm.x86.avx512.mask.pternlog.d.128" => "__builtin_ia32_pternlogd128_mask",
6769     "llvm.x86.avx512.mask.pternlog.d.256" => "__builtin_ia32_pternlogd256_mask",
6770     "llvm.x86.avx512.mask.pternlog.d.512" => "__builtin_ia32_pternlogd512_mask",
6771     "llvm.x86.avx512.mask.pternlog.q.128" => "__builtin_ia32_pternlogq128_mask",
6772     "llvm.x86.avx512.mask.pternlog.q.256" => "__builtin_ia32_pternlogq256_mask",
6773     "llvm.x86.avx512.mask.pternlog.q.512" => "__builtin_ia32_pternlogq512_mask",
6774     "llvm.x86.avx512.mask.ptestm.d.512" => "__builtin_ia32_ptestmd512",
6775     "llvm.x86.avx512.mask.ptestm.q.512" => "__builtin_ia32_ptestmq512",
6776     "llvm.x86.avx512.mask.range.pd.128" => "__builtin_ia32_rangepd128_mask",
6777     "llvm.x86.avx512.mask.range.pd.256" => "__builtin_ia32_rangepd256_mask",
6778     "llvm.x86.avx512.mask.range.pd.512" => "__builtin_ia32_rangepd512_mask",
6779     "llvm.x86.avx512.mask.range.ps.128" => "__builtin_ia32_rangeps128_mask",
6780     "llvm.x86.avx512.mask.range.ps.256" => "__builtin_ia32_rangeps256_mask",
6781     "llvm.x86.avx512.mask.range.ps.512" => "__builtin_ia32_rangeps512_mask",
6782     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.range.sd" => "__builtin_ia32_rangesd128_round_mask",
6783     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.range.ss" => "__builtin_ia32_rangess128_round_mask",
6784     "llvm.x86.avx512.mask.reduce.pd.128" => "__builtin_ia32_reducepd128_mask",
6785     "llvm.x86.avx512.mask.reduce.pd.256" => "__builtin_ia32_reducepd256_mask",
6786     "llvm.x86.avx512.mask.reduce.pd.512" => "__builtin_ia32_reducepd512_mask",
6787     "llvm.x86.avx512.mask.reduce.ps.128" => "__builtin_ia32_reduceps128_mask",
6788     "llvm.x86.avx512.mask.reduce.ps.256" => "__builtin_ia32_reduceps256_mask",
6789     "llvm.x86.avx512.mask.reduce.ps.512" => "__builtin_ia32_reduceps512_mask",
6790     "llvm.x86.avx512.mask.reduce.sd" => "__builtin_ia32_reducesd_mask",
6791     "llvm.x86.avx512.mask.reduce.ss" => "__builtin_ia32_reducess_mask",
6792     "llvm.x86.avx512.mask.rndscale.pd.128" => "__builtin_ia32_rndscalepd_128_mask",
6793     "llvm.x86.avx512.mask.rndscale.pd.256" => "__builtin_ia32_rndscalepd_256_mask",
6794     "llvm.x86.avx512.mask.rndscale.pd.512" => "__builtin_ia32_rndscalepd_mask",
6795     "llvm.x86.avx512.mask.rndscale.ps.128" => "__builtin_ia32_rndscaleps_128_mask",
6796     "llvm.x86.avx512.mask.rndscale.ps.256" => "__builtin_ia32_rndscaleps_256_mask",
6797     "llvm.x86.avx512.mask.rndscale.ps.512" => "__builtin_ia32_rndscaleps_mask",
6798     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.rndscale.sd" => "__builtin_ia32_rndscalesd_round_mask",
6799     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.rndscale.ss" => "__builtin_ia32_rndscaless_round_mask",
6800     "llvm.x86.avx512.mask.scalef.pd.128" => "__builtin_ia32_scalefpd128_mask",
6801     "llvm.x86.avx512.mask.scalef.pd.256" => "__builtin_ia32_scalefpd256_mask",
6802     "llvm.x86.avx512.mask.scalef.pd.512" => "__builtin_ia32_scalefpd512_mask",
6803     "llvm.x86.avx512.mask.scalef.ps.128" => "__builtin_ia32_scalefps128_mask",
6804     "llvm.x86.avx512.mask.scalef.ps.256" => "__builtin_ia32_scalefps256_mask",
6805     "llvm.x86.avx512.mask.scalef.ps.512" => "__builtin_ia32_scalefps512_mask",
6806     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.scalef.sd" => "__builtin_ia32_scalefsd_round_mask",
6807     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.scalef.ss" => "__builtin_ia32_scalefss_round_mask",
6808     "llvm.x86.avx512.mask.shuf.f32x4" => "__builtin_ia32_shuf_f32x4_mask",
6809     "llvm.x86.avx512.mask.shuf.f32x4.256" => "__builtin_ia32_shuf_f32x4_256_mask",
6810     "llvm.x86.avx512.mask.shuf.f64x2" => "__builtin_ia32_shuf_f64x2_mask",
6811     "llvm.x86.avx512.mask.shuf.f64x2.256" => "__builtin_ia32_shuf_f64x2_256_mask",
6812     "llvm.x86.avx512.mask.shuf.i32x4" => "__builtin_ia32_shuf_i32x4_mask",
6813     "llvm.x86.avx512.mask.shuf.i32x4.256" => "__builtin_ia32_shuf_i32x4_256_mask",
6814     "llvm.x86.avx512.mask.shuf.i64x2" => "__builtin_ia32_shuf_i64x2_mask",
6815     "llvm.x86.avx512.mask.shuf.i64x2.256" => "__builtin_ia32_shuf_i64x2_256_mask",
6816     "llvm.x86.avx512.mask.shuf.pd.128" => "__builtin_ia32_shufpd128_mask",
6817     "llvm.x86.avx512.mask.shuf.pd.256" => "__builtin_ia32_shufpd256_mask",
6818     "llvm.x86.avx512.mask.shuf.pd.512" => "__builtin_ia32_shufpd512_mask",
6819     "llvm.x86.avx512.mask.shuf.ps.128" => "__builtin_ia32_shufps128_mask",
6820     "llvm.x86.avx512.mask.shuf.ps.256" => "__builtin_ia32_shufps256_mask",
6821     "llvm.x86.avx512.mask.shuf.ps.512" => "__builtin_ia32_shufps512_mask",
6822     "llvm.x86.avx512.mask.sqrt.pd.128" => "__builtin_ia32_sqrtpd128_mask",
6823     "llvm.x86.avx512.mask.sqrt.pd.256" => "__builtin_ia32_sqrtpd256_mask",
6824     "llvm.x86.avx512.mask.sqrt.pd.512" => "__builtin_ia32_sqrtpd512_mask",
6825     "llvm.x86.avx512.mask.sqrt.ps.128" => "__builtin_ia32_sqrtps128_mask",
6826     "llvm.x86.avx512.mask.sqrt.ps.256" => "__builtin_ia32_sqrtps256_mask",
6827     "llvm.x86.avx512.mask.sqrt.ps.512" => "__builtin_ia32_sqrtps512_mask",
6828     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.sqrt.sd" => "__builtin_ia32_sqrtsd_round_mask",
6829     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.sqrt.ss" => "__builtin_ia32_sqrtss_round_mask",
6830     "llvm.x86.avx512.mask.store.ss" => "__builtin_ia32_storess_mask",
6831     "llvm.x86.avx512.mask.storeu.d.512" => "__builtin_ia32_storedqusi512_mask",
6832     "llvm.x86.avx512.mask.storeu.pd.512" => "__builtin_ia32_storeupd512_mask",
6833     "llvm.x86.avx512.mask.storeu.ps.512" => "__builtin_ia32_storeups512_mask",
6834     "llvm.x86.avx512.mask.storeu.q.512" => "__builtin_ia32_storedqudi512_mask",
6835     "llvm.x86.avx512.mask.sub.pd.128" => "__builtin_ia32_subpd128_mask",
6836     "llvm.x86.avx512.mask.sub.pd.256" => "__builtin_ia32_subpd256_mask",
6837     "llvm.x86.avx512.mask.sub.pd.512" => "__builtin_ia32_subpd512_mask",
6838     "llvm.x86.avx512.mask.sub.ps.128" => "__builtin_ia32_subps128_mask",
6839     "llvm.x86.avx512.mask.sub.ps.256" => "__builtin_ia32_subps256_mask",
6840     "llvm.x86.avx512.mask.sub.ps.512" => "__builtin_ia32_subps512_mask",
6841     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.sub.sd.round" => "__builtin_ia32_subsd_round_mask",
6842     // [INVALID CONVERSION]: "llvm.x86.avx512.mask.sub.ss.round" => "__builtin_ia32_subss_round_mask",
6843     "llvm.x86.avx512.mask.valign.d.128" => "__builtin_ia32_alignd128_mask",
6844     "llvm.x86.avx512.mask.valign.d.256" => "__builtin_ia32_alignd256_mask",
6845     "llvm.x86.avx512.mask.valign.d.512" => "__builtin_ia32_alignd512_mask",
6846     "llvm.x86.avx512.mask.valign.q.128" => "__builtin_ia32_alignq128_mask",
6847     "llvm.x86.avx512.mask.valign.q.256" => "__builtin_ia32_alignq256_mask",
6848     "llvm.x86.avx512.mask.valign.q.512" => "__builtin_ia32_alignq512_mask",
6849     "llvm.x86.avx512.mask.vcvtph2ps.128" => "__builtin_ia32_vcvtph2ps_mask",
6850     "llvm.x86.avx512.mask.vcvtph2ps.256" => "__builtin_ia32_vcvtph2ps256_mask",
6851     "llvm.x86.avx512.mask.vcvtph2ps.512" => "__builtin_ia32_vcvtph2ps512_mask",
6852     "llvm.x86.avx512.mask.vcvtps2ph.128" => "__builtin_ia32_vcvtps2ph_mask",
6853     "llvm.x86.avx512.mask.vcvtps2ph.256" => "__builtin_ia32_vcvtps2ph256_mask",
6854     "llvm.x86.avx512.mask.vcvtps2ph.512" => "__builtin_ia32_vcvtps2ph512_mask",
6855     "llvm.x86.avx512.mask.vextractf32x4.256" => "__builtin_ia32_extractf32x4_256_mask",
6856     "llvm.x86.avx512.mask.vextractf32x4.512" => "__builtin_ia32_extractf32x4_mask",
6857     "llvm.x86.avx512.mask.vextractf32x8.512" => "__builtin_ia32_extractf32x8_mask",
6858     "llvm.x86.avx512.mask.vextractf64x2.256" => "__builtin_ia32_extractf64x2_256_mask",
6859     "llvm.x86.avx512.mask.vextractf64x2.512" => "__builtin_ia32_extractf64x2_512_mask",
6860     "llvm.x86.avx512.mask.vextractf64x4.512" => "__builtin_ia32_extractf64x4_mask",
6861     "llvm.x86.avx512.mask.vextracti32x4.256" => "__builtin_ia32_extracti32x4_256_mask",
6862     "llvm.x86.avx512.mask.vextracti32x4.512" => "__builtin_ia32_extracti32x4_mask",
6863     "llvm.x86.avx512.mask.vextracti32x8.512" => "__builtin_ia32_extracti32x8_mask",
6864     "llvm.x86.avx512.mask.vextracti64x2.256" => "__builtin_ia32_extracti64x2_256_mask",
6865     "llvm.x86.avx512.mask.vextracti64x2.512" => "__builtin_ia32_extracti64x2_512_mask",
6866     "llvm.x86.avx512.mask.vextracti64x4.512" => "__builtin_ia32_extracti64x4_mask",
6867     "llvm.x86.avx512.mask.vfmadd.pd.128" => "__builtin_ia32_vfmaddpd128_mask",
6868     "llvm.x86.avx512.mask.vfmadd.pd.256" => "__builtin_ia32_vfmaddpd256_mask",
6869     "llvm.x86.avx512.mask.vfmadd.pd.512" => "__builtin_ia32_vfmaddpd512_mask",
6870     "llvm.x86.avx512.mask.vfmadd.ps.128" => "__builtin_ia32_vfmaddps128_mask",
6871     "llvm.x86.avx512.mask.vfmadd.ps.256" => "__builtin_ia32_vfmaddps256_mask",
6872     "llvm.x86.avx512.mask.vfmadd.ps.512" => "__builtin_ia32_vfmaddps512_mask",
6873     "llvm.x86.avx512.mask.vfmadd.sd" => "__builtin_ia32_vfmaddsd3_mask",
6874     "llvm.x86.avx512.mask.vfmadd.ss" => "__builtin_ia32_vfmaddss3_mask",
6875     "llvm.x86.avx512.mask.vfmaddsub.pd.128" => "__builtin_ia32_vfmaddsubpd128_mask",
6876     "llvm.x86.avx512.mask.vfmaddsub.pd.256" => "__builtin_ia32_vfmaddsubpd256_mask",
6877     "llvm.x86.avx512.mask.vfmaddsub.pd.512" => "__builtin_ia32_vfmaddsubpd512_mask",
6878     "llvm.x86.avx512.mask.vfmaddsub.ps.128" => "__builtin_ia32_vfmaddsubps128_mask",
6879     "llvm.x86.avx512.mask.vfmaddsub.ps.256" => "__builtin_ia32_vfmaddsubps256_mask",
6880     "llvm.x86.avx512.mask.vfmaddsub.ps.512" => "__builtin_ia32_vfmaddsubps512_mask",
6881     "llvm.x86.avx512.mask.vfnmadd.pd.128" => "__builtin_ia32_vfnmaddpd128_mask",
6882     "llvm.x86.avx512.mask.vfnmadd.pd.256" => "__builtin_ia32_vfnmaddpd256_mask",
6883     "llvm.x86.avx512.mask.vfnmadd.pd.512" => "__builtin_ia32_vfnmaddpd512_mask",
6884     "llvm.x86.avx512.mask.vfnmadd.ps.128" => "__builtin_ia32_vfnmaddps128_mask",
6885     "llvm.x86.avx512.mask.vfnmadd.ps.256" => "__builtin_ia32_vfnmaddps256_mask",
6886     "llvm.x86.avx512.mask.vfnmadd.ps.512" => "__builtin_ia32_vfnmaddps512_mask",
6887     "llvm.x86.avx512.mask.vfnmsub.pd.128" => "__builtin_ia32_vfnmsubpd128_mask",
6888     "llvm.x86.avx512.mask.vfnmsub.pd.256" => "__builtin_ia32_vfnmsubpd256_mask",
6889     "llvm.x86.avx512.mask.vfnmsub.pd.512" => "__builtin_ia32_vfnmsubpd512_mask",
6890     "llvm.x86.avx512.mask.vfnmsub.ps.128" => "__builtin_ia32_vfnmsubps128_mask",
6891     "llvm.x86.avx512.mask.vfnmsub.ps.256" => "__builtin_ia32_vfnmsubps256_mask",
6892     "llvm.x86.avx512.mask.vfnmsub.ps.512" => "__builtin_ia32_vfnmsubps512_mask",
6893     "llvm.x86.avx512.mask.vpermi2var.d.128" => "__builtin_ia32_vpermi2vard128_mask",
6894     "llvm.x86.avx512.mask.vpermi2var.d.256" => "__builtin_ia32_vpermi2vard256_mask",
6895     "llvm.x86.avx512.mask.vpermi2var.d.512" => "__builtin_ia32_vpermi2vard512_mask",
6896     "llvm.x86.avx512.mask.vpermi2var.hi.128" => "__builtin_ia32_vpermi2varhi128_mask",
6897     "llvm.x86.avx512.mask.vpermi2var.hi.256" => "__builtin_ia32_vpermi2varhi256_mask",
6898     "llvm.x86.avx512.mask.vpermi2var.hi.512" => "__builtin_ia32_vpermi2varhi512_mask",
6899     "llvm.x86.avx512.mask.vpermi2var.pd.128" => "__builtin_ia32_vpermi2varpd128_mask",
6900     "llvm.x86.avx512.mask.vpermi2var.pd.256" => "__builtin_ia32_vpermi2varpd256_mask",
6901     "llvm.x86.avx512.mask.vpermi2var.pd.512" => "__builtin_ia32_vpermi2varpd512_mask",
6902     "llvm.x86.avx512.mask.vpermi2var.ps.128" => "__builtin_ia32_vpermi2varps128_mask",
6903     "llvm.x86.avx512.mask.vpermi2var.ps.256" => "__builtin_ia32_vpermi2varps256_mask",
6904     "llvm.x86.avx512.mask.vpermi2var.ps.512" => "__builtin_ia32_vpermi2varps512_mask",
6905     "llvm.x86.avx512.mask.vpermi2var.q.128" => "__builtin_ia32_vpermi2varq128_mask",
6906     "llvm.x86.avx512.mask.vpermi2var.q.256" => "__builtin_ia32_vpermi2varq256_mask",
6907     "llvm.x86.avx512.mask.vpermi2var.q.512" => "__builtin_ia32_vpermi2varq512_mask",
6908     "llvm.x86.avx512.mask.vpermi2var.qi.128" => "__builtin_ia32_vpermi2varqi128_mask",
6909     "llvm.x86.avx512.mask.vpermi2var.qi.256" => "__builtin_ia32_vpermi2varqi256_mask",
6910     "llvm.x86.avx512.mask.vpermi2var.qi.512" => "__builtin_ia32_vpermi2varqi512_mask",
6911     "llvm.x86.avx512.mask.vpermilvar.pd.128" => "__builtin_ia32_vpermilvarpd_mask",
6912     "llvm.x86.avx512.mask.vpermilvar.pd.256" => "__builtin_ia32_vpermilvarpd256_mask",
6913     "llvm.x86.avx512.mask.vpermilvar.pd.512" => "__builtin_ia32_vpermilvarpd512_mask",
6914     "llvm.x86.avx512.mask.vpermilvar.ps.128" => "__builtin_ia32_vpermilvarps_mask",
6915     "llvm.x86.avx512.mask.vpermilvar.ps.256" => "__builtin_ia32_vpermilvarps256_mask",
6916     "llvm.x86.avx512.mask.vpermilvar.ps.512" => "__builtin_ia32_vpermilvarps512_mask",
6917     "llvm.x86.avx512.mask.vpermt.d.512" => "__builtin_ia32_vpermt2vard512_mask",
6918     "llvm.x86.avx512.mask.vpermt.pd.512" => "__builtin_ia32_vpermt2varpd512_mask",
6919     "llvm.x86.avx512.mask.vpermt.ps.512" => "__builtin_ia32_vpermt2varps512_mask",
6920     "llvm.x86.avx512.mask.vpermt.q.512" => "__builtin_ia32_vpermt2varq512_mask",
6921     "llvm.x86.avx512.mask.vpermt2var.d.128" => "__builtin_ia32_vpermt2vard128_mask",
6922     "llvm.x86.avx512.mask.vpermt2var.d.256" => "__builtin_ia32_vpermt2vard256_mask",
6923     "llvm.x86.avx512.mask.vpermt2var.d.512" => "__builtin_ia32_vpermt2vard512_mask",
6924     "llvm.x86.avx512.mask.vpermt2var.hi.128" => "__builtin_ia32_vpermt2varhi128_mask",
6925     "llvm.x86.avx512.mask.vpermt2var.hi.256" => "__builtin_ia32_vpermt2varhi256_mask",
6926     "llvm.x86.avx512.mask.vpermt2var.hi.512" => "__builtin_ia32_vpermt2varhi512_mask",
6927     "llvm.x86.avx512.mask.vpermt2var.pd.128" => "__builtin_ia32_vpermt2varpd128_mask",
6928     "llvm.x86.avx512.mask.vpermt2var.pd.256" => "__builtin_ia32_vpermt2varpd256_mask",
6929     "llvm.x86.avx512.mask.vpermt2var.pd.512" => "__builtin_ia32_vpermt2varpd512_mask",
6930     "llvm.x86.avx512.mask.vpermt2var.ps.128" => "__builtin_ia32_vpermt2varps128_mask",
6931     "llvm.x86.avx512.mask.vpermt2var.ps.256" => "__builtin_ia32_vpermt2varps256_mask",
6932     "llvm.x86.avx512.mask.vpermt2var.ps.512" => "__builtin_ia32_vpermt2varps512_mask",
6933     "llvm.x86.avx512.mask.vpermt2var.q.128" => "__builtin_ia32_vpermt2varq128_mask",
6934     "llvm.x86.avx512.mask.vpermt2var.q.256" => "__builtin_ia32_vpermt2varq256_mask",
6935     "llvm.x86.avx512.mask.vpermt2var.q.512" => "__builtin_ia32_vpermt2varq512_mask",
6936     "llvm.x86.avx512.mask.vpermt2var.qi.128" => "__builtin_ia32_vpermt2varqi128_mask",
6937     "llvm.x86.avx512.mask.vpermt2var.qi.256" => "__builtin_ia32_vpermt2varqi256_mask",
6938     "llvm.x86.avx512.mask.vpermt2var.qi.512" => "__builtin_ia32_vpermt2varqi512_mask",
6939     "llvm.x86.avx512.mask.vpmadd52h.uq.128" => "__builtin_ia32_vpmadd52huq128_mask",
6940     "llvm.x86.avx512.mask.vpmadd52h.uq.256" => "__builtin_ia32_vpmadd52huq256_mask",
6941     "llvm.x86.avx512.mask.vpmadd52h.uq.512" => "__builtin_ia32_vpmadd52huq512_mask",
6942     "llvm.x86.avx512.mask.vpmadd52l.uq.128" => "__builtin_ia32_vpmadd52luq128_mask",
6943     "llvm.x86.avx512.mask.vpmadd52l.uq.256" => "__builtin_ia32_vpmadd52luq256_mask",
6944     "llvm.x86.avx512.mask.vpmadd52l.uq.512" => "__builtin_ia32_vpmadd52luq512_mask",
6945     "llvm.x86.avx512.mask.xor.pd.128" => "__builtin_ia32_xorpd128_mask",
6946     "llvm.x86.avx512.mask.xor.pd.256" => "__builtin_ia32_xorpd256_mask",
6947     "llvm.x86.avx512.mask.xor.pd.512" => "__builtin_ia32_xorpd512_mask",
6948     "llvm.x86.avx512.mask.xor.ps.128" => "__builtin_ia32_xorps128_mask",
6949     "llvm.x86.avx512.mask.xor.ps.256" => "__builtin_ia32_xorps256_mask",
6950     "llvm.x86.avx512.mask.xor.ps.512" => "__builtin_ia32_xorps512_mask",
6951     "llvm.x86.avx512.mask3.vfmadd.pd.128" => "__builtin_ia32_vfmaddpd128_mask3",
6952     "llvm.x86.avx512.mask3.vfmadd.pd.256" => "__builtin_ia32_vfmaddpd256_mask3",
6953     "llvm.x86.avx512.mask3.vfmadd.pd.512" => "__builtin_ia32_vfmaddpd512_mask3",
6954     "llvm.x86.avx512.mask3.vfmadd.ps.128" => "__builtin_ia32_vfmaddps128_mask3",
6955     "llvm.x86.avx512.mask3.vfmadd.ps.256" => "__builtin_ia32_vfmaddps256_mask3",
6956     "llvm.x86.avx512.mask3.vfmadd.ps.512" => "__builtin_ia32_vfmaddps512_mask3",
6957     "llvm.x86.avx512.mask3.vfmadd.sd" => "__builtin_ia32_vfmaddsd3_mask3",
6958     "llvm.x86.avx512.mask3.vfmadd.ss" => "__builtin_ia32_vfmaddss3_mask3",
6959     "llvm.x86.avx512.mask3.vfmaddsub.pd.128" => "__builtin_ia32_vfmaddsubpd128_mask3",
6960     "llvm.x86.avx512.mask3.vfmaddsub.pd.256" => "__builtin_ia32_vfmaddsubpd256_mask3",
6961     "llvm.x86.avx512.mask3.vfmaddsub.pd.512" => "__builtin_ia32_vfmaddsubpd512_mask3",
6962     "llvm.x86.avx512.mask3.vfmaddsub.ps.128" => "__builtin_ia32_vfmaddsubps128_mask3",
6963     "llvm.x86.avx512.mask3.vfmaddsub.ps.256" => "__builtin_ia32_vfmaddsubps256_mask3",
6964     "llvm.x86.avx512.mask3.vfmaddsub.ps.512" => "__builtin_ia32_vfmaddsubps512_mask3",
6965     "llvm.x86.avx512.mask3.vfmsub.pd.128" => "__builtin_ia32_vfmsubpd128_mask3",
6966     "llvm.x86.avx512.mask3.vfmsub.pd.256" => "__builtin_ia32_vfmsubpd256_mask3",
6967     "llvm.x86.avx512.mask3.vfmsub.pd.512" => "__builtin_ia32_vfmsubpd512_mask3",
6968     "llvm.x86.avx512.mask3.vfmsub.ps.128" => "__builtin_ia32_vfmsubps128_mask3",
6969     "llvm.x86.avx512.mask3.vfmsub.ps.256" => "__builtin_ia32_vfmsubps256_mask3",
6970     "llvm.x86.avx512.mask3.vfmsub.ps.512" => "__builtin_ia32_vfmsubps512_mask3",
6971     "llvm.x86.avx512.mask3.vfmsubadd.pd.128" => "__builtin_ia32_vfmsubaddpd128_mask3",
6972     "llvm.x86.avx512.mask3.vfmsubadd.pd.256" => "__builtin_ia32_vfmsubaddpd256_mask3",
6973     "llvm.x86.avx512.mask3.vfmsubadd.pd.512" => "__builtin_ia32_vfmsubaddpd512_mask3",
6974     "llvm.x86.avx512.mask3.vfmsubadd.ps.128" => "__builtin_ia32_vfmsubaddps128_mask3",
6975     "llvm.x86.avx512.mask3.vfmsubadd.ps.256" => "__builtin_ia32_vfmsubaddps256_mask3",
6976     "llvm.x86.avx512.mask3.vfmsubadd.ps.512" => "__builtin_ia32_vfmsubaddps512_mask3",
6977     "llvm.x86.avx512.mask3.vfnmsub.pd.128" => "__builtin_ia32_vfnmsubpd128_mask3",
6978     "llvm.x86.avx512.mask3.vfnmsub.pd.256" => "__builtin_ia32_vfnmsubpd256_mask3",
6979     "llvm.x86.avx512.mask3.vfnmsub.pd.512" => "__builtin_ia32_vfnmsubpd512_mask3",
6980     "llvm.x86.avx512.mask3.vfnmsub.ps.128" => "__builtin_ia32_vfnmsubps128_mask3",
6981     "llvm.x86.avx512.mask3.vfnmsub.ps.256" => "__builtin_ia32_vfnmsubps256_mask3",
6982     "llvm.x86.avx512.mask3.vfnmsub.ps.512" => "__builtin_ia32_vfnmsubps512_mask3",
6983     "llvm.x86.avx512.maskz.fixupimm.pd.128" => "__builtin_ia32_fixupimmpd128_maskz",
6984     "llvm.x86.avx512.maskz.fixupimm.pd.256" => "__builtin_ia32_fixupimmpd256_maskz",
6985     "llvm.x86.avx512.maskz.fixupimm.pd.512" => "__builtin_ia32_fixupimmpd512_maskz",
6986     "llvm.x86.avx512.maskz.fixupimm.ps.128" => "__builtin_ia32_fixupimmps128_maskz",
6987     "llvm.x86.avx512.maskz.fixupimm.ps.256" => "__builtin_ia32_fixupimmps256_maskz",
6988     "llvm.x86.avx512.maskz.fixupimm.ps.512" => "__builtin_ia32_fixupimmps512_maskz",
6989     "llvm.x86.avx512.maskz.fixupimm.sd" => "__builtin_ia32_fixupimmsd_maskz",
6990     "llvm.x86.avx512.maskz.fixupimm.ss" => "__builtin_ia32_fixupimmss_maskz",
6991     "llvm.x86.avx512.maskz.pternlog.d.128" => "__builtin_ia32_pternlogd128_maskz",
6992     "llvm.x86.avx512.maskz.pternlog.d.256" => "__builtin_ia32_pternlogd256_maskz",
6993     "llvm.x86.avx512.maskz.pternlog.d.512" => "__builtin_ia32_pternlogd512_maskz",
6994     "llvm.x86.avx512.maskz.pternlog.q.128" => "__builtin_ia32_pternlogq128_maskz",
6995     "llvm.x86.avx512.maskz.pternlog.q.256" => "__builtin_ia32_pternlogq256_maskz",
6996     "llvm.x86.avx512.maskz.pternlog.q.512" => "__builtin_ia32_pternlogq512_maskz",
6997     "llvm.x86.avx512.maskz.vfmadd.pd.128" => "__builtin_ia32_vfmaddpd128_maskz",
6998     "llvm.x86.avx512.maskz.vfmadd.pd.256" => "__builtin_ia32_vfmaddpd256_maskz",
6999     "llvm.x86.avx512.maskz.vfmadd.pd.512" => "__builtin_ia32_vfmaddpd512_maskz",
7000     "llvm.x86.avx512.maskz.vfmadd.ps.128" => "__builtin_ia32_vfmaddps128_maskz",
7001     "llvm.x86.avx512.maskz.vfmadd.ps.256" => "__builtin_ia32_vfmaddps256_maskz",
7002     "llvm.x86.avx512.maskz.vfmadd.ps.512" => "__builtin_ia32_vfmaddps512_maskz",
7003     "llvm.x86.avx512.maskz.vfmadd.sd" => "__builtin_ia32_vfmaddsd3_maskz",
7004     "llvm.x86.avx512.maskz.vfmadd.ss" => "__builtin_ia32_vfmaddss3_maskz",
7005     "llvm.x86.avx512.maskz.vfmaddsub.pd.128" => "__builtin_ia32_vfmaddsubpd128_maskz",
7006     "llvm.x86.avx512.maskz.vfmaddsub.pd.256" => "__builtin_ia32_vfmaddsubpd256_maskz",
7007     "llvm.x86.avx512.maskz.vfmaddsub.pd.512" => "__builtin_ia32_vfmaddsubpd512_maskz",
7008     "llvm.x86.avx512.maskz.vfmaddsub.ps.128" => "__builtin_ia32_vfmaddsubps128_maskz",
7009     "llvm.x86.avx512.maskz.vfmaddsub.ps.256" => "__builtin_ia32_vfmaddsubps256_maskz",
7010     "llvm.x86.avx512.maskz.vfmaddsub.ps.512" => "__builtin_ia32_vfmaddsubps512_maskz",
7011     "llvm.x86.avx512.maskz.vpermt2var.d.128" => "__builtin_ia32_vpermt2vard128_maskz",
7012     "llvm.x86.avx512.maskz.vpermt2var.d.256" => "__builtin_ia32_vpermt2vard256_maskz",
7013     "llvm.x86.avx512.maskz.vpermt2var.d.512" => "__builtin_ia32_vpermt2vard512_maskz",
7014     "llvm.x86.avx512.maskz.vpermt2var.hi.128" => "__builtin_ia32_vpermt2varhi128_maskz",
7015     "llvm.x86.avx512.maskz.vpermt2var.hi.256" => "__builtin_ia32_vpermt2varhi256_maskz",
7016     "llvm.x86.avx512.maskz.vpermt2var.hi.512" => "__builtin_ia32_vpermt2varhi512_maskz",
7017     "llvm.x86.avx512.maskz.vpermt2var.pd.128" => "__builtin_ia32_vpermt2varpd128_maskz",
7018     "llvm.x86.avx512.maskz.vpermt2var.pd.256" => "__builtin_ia32_vpermt2varpd256_maskz",
7019     "llvm.x86.avx512.maskz.vpermt2var.pd.512" => "__builtin_ia32_vpermt2varpd512_maskz",
7020     "llvm.x86.avx512.maskz.vpermt2var.ps.128" => "__builtin_ia32_vpermt2varps128_maskz",
7021     "llvm.x86.avx512.maskz.vpermt2var.ps.256" => "__builtin_ia32_vpermt2varps256_maskz",
7022     "llvm.x86.avx512.maskz.vpermt2var.ps.512" => "__builtin_ia32_vpermt2varps512_maskz",
7023     "llvm.x86.avx512.maskz.vpermt2var.q.128" => "__builtin_ia32_vpermt2varq128_maskz",
7024     "llvm.x86.avx512.maskz.vpermt2var.q.256" => "__builtin_ia32_vpermt2varq256_maskz",
7025     "llvm.x86.avx512.maskz.vpermt2var.q.512" => "__builtin_ia32_vpermt2varq512_maskz",
7026     "llvm.x86.avx512.maskz.vpermt2var.qi.128" => "__builtin_ia32_vpermt2varqi128_maskz",
7027     "llvm.x86.avx512.maskz.vpermt2var.qi.256" => "__builtin_ia32_vpermt2varqi256_maskz",
7028     "llvm.x86.avx512.maskz.vpermt2var.qi.512" => "__builtin_ia32_vpermt2varqi512_maskz",
7029     "llvm.x86.avx512.maskz.vpmadd52h.uq.128" => "__builtin_ia32_vpmadd52huq128_maskz",
7030     "llvm.x86.avx512.maskz.vpmadd52h.uq.256" => "__builtin_ia32_vpmadd52huq256_maskz",
7031     "llvm.x86.avx512.maskz.vpmadd52h.uq.512" => "__builtin_ia32_vpmadd52huq512_maskz",
7032     "llvm.x86.avx512.maskz.vpmadd52l.uq.128" => "__builtin_ia32_vpmadd52luq128_maskz",
7033     "llvm.x86.avx512.maskz.vpmadd52l.uq.256" => "__builtin_ia32_vpmadd52luq256_maskz",
7034     "llvm.x86.avx512.maskz.vpmadd52l.uq.512" => "__builtin_ia32_vpmadd52luq512_maskz",
7035     "llvm.x86.avx512.max.pd.512" => "__builtin_ia32_maxpd512",
7036     "llvm.x86.avx512.max.ps.512" => "__builtin_ia32_maxps512",
7037     "llvm.x86.avx512.min.pd.512" => "__builtin_ia32_minpd512",
7038     "llvm.x86.avx512.min.ps.512" => "__builtin_ia32_minps512",
7039     "llvm.x86.avx512.movntdqa" => "__builtin_ia32_movntdqa512",
7040     "llvm.x86.avx512.mul.pd.512" => "__builtin_ia32_mulpd512",
7041     "llvm.x86.avx512.mul.ps.512" => "__builtin_ia32_mulps512",
7042     "llvm.x86.avx512.packssdw.512" => "__builtin_ia32_packssdw512",
7043     "llvm.x86.avx512.packsswb.512" => "__builtin_ia32_packsswb512",
7044     "llvm.x86.avx512.packusdw.512" => "__builtin_ia32_packusdw512",
7045     "llvm.x86.avx512.packuswb.512" => "__builtin_ia32_packuswb512",
7046     "llvm.x86.avx512.pavg.b.512" => "__builtin_ia32_pavgb512",
7047     "llvm.x86.avx512.pavg.w.512" => "__builtin_ia32_pavgw512",
7048     "llvm.x86.avx512.pbroadcastd.512" => "__builtin_ia32_pbroadcastd512",
7049     "llvm.x86.avx512.pbroadcastq.512" => "__builtin_ia32_pbroadcastq512",
7050     "llvm.x86.avx512.permvar.df.256" => "__builtin_ia32_permvardf256",
7051     "llvm.x86.avx512.permvar.df.512" => "__builtin_ia32_permvardf512",
7052     "llvm.x86.avx512.permvar.di.256" => "__builtin_ia32_permvardi256",
7053     "llvm.x86.avx512.permvar.di.512" => "__builtin_ia32_permvardi512",
7054     "llvm.x86.avx512.permvar.hi.128" => "__builtin_ia32_permvarhi128",
7055     "llvm.x86.avx512.permvar.hi.256" => "__builtin_ia32_permvarhi256",
7056     "llvm.x86.avx512.permvar.hi.512" => "__builtin_ia32_permvarhi512",
7057     "llvm.x86.avx512.permvar.qi.128" => "__builtin_ia32_permvarqi128",
7058     "llvm.x86.avx512.permvar.qi.256" => "__builtin_ia32_permvarqi256",
7059     "llvm.x86.avx512.permvar.qi.512" => "__builtin_ia32_permvarqi512",
7060     "llvm.x86.avx512.permvar.sf.512" => "__builtin_ia32_permvarsf512",
7061     "llvm.x86.avx512.permvar.si.512" => "__builtin_ia32_permvarsi512",
7062     "llvm.x86.avx512.pmaddubs.w.512" => "__builtin_ia32_pmaddubsw512",
7063     "llvm.x86.avx512.pmaddw.d.512" => "__builtin_ia32_pmaddwd512",
7064     "llvm.x86.avx512.pmovzxbd" => "__builtin_ia32_pmovzxbd512",
7065     "llvm.x86.avx512.pmovzxbq" => "__builtin_ia32_pmovzxbq512",
7066     "llvm.x86.avx512.pmovzxdq" => "__builtin_ia32_pmovzxdq512",
7067     "llvm.x86.avx512.pmovzxwd" => "__builtin_ia32_pmovzxwd512",
7068     "llvm.x86.avx512.pmovzxwq" => "__builtin_ia32_pmovzxwq512",
7069     "llvm.x86.avx512.pmul.hr.sw.512" => "__builtin_ia32_pmulhrsw512",
7070     "llvm.x86.avx512.pmulh.w.512" => "__builtin_ia32_pmulhw512",
7071     "llvm.x86.avx512.pmulhu.w.512" => "__builtin_ia32_pmulhuw512",
7072     "llvm.x86.avx512.pmultishift.qb.128" => "__builtin_ia32_vpmultishiftqb128",
7073     "llvm.x86.avx512.pmultishift.qb.256" => "__builtin_ia32_vpmultishiftqb256",
7074     "llvm.x86.avx512.pmultishift.qb.512" => "__builtin_ia32_vpmultishiftqb512",
7075     "llvm.x86.avx512.psad.bw.512" => "__builtin_ia32_psadbw512",
7076     "llvm.x86.avx512.pshuf.b.512" => "__builtin_ia32_pshufb512",
7077     "llvm.x86.avx512.psll.d.512" => "__builtin_ia32_pslld512",
7078     "llvm.x86.avx512.psll.dq" => "__builtin_ia32_pslldqi512",
7079     "llvm.x86.avx512.psll.dq.bs" => "__builtin_ia32_pslldqi512_byteshift",
7080     "llvm.x86.avx512.psll.q.512" => "__builtin_ia32_psllq512",
7081     "llvm.x86.avx512.psll.w.512" => "__builtin_ia32_psllw512",
7082     "llvm.x86.avx512.pslli.d.512" => "__builtin_ia32_pslldi512",
7083     "llvm.x86.avx512.pslli.q.512" => "__builtin_ia32_psllqi512",
7084     "llvm.x86.avx512.pslli.w.512" => "__builtin_ia32_psllwi512",
7085     "llvm.x86.avx512.psllv.d.512" => "__builtin_ia32_psllv16si",
7086     "llvm.x86.avx512.psllv.q.512" => "__builtin_ia32_psllv8di",
7087     "llvm.x86.avx512.psllv.w.128" => "__builtin_ia32_psllv8hi",
7088     "llvm.x86.avx512.psllv.w.256" => "__builtin_ia32_psllv16hi",
7089     "llvm.x86.avx512.psllv.w.512" => "__builtin_ia32_psllv32hi",
7090     "llvm.x86.avx512.psra.d.512" => "__builtin_ia32_psrad512",
7091     "llvm.x86.avx512.psra.q.128" => "__builtin_ia32_psraq128",
7092     "llvm.x86.avx512.psra.q.256" => "__builtin_ia32_psraq256",
7093     "llvm.x86.avx512.psra.q.512" => "__builtin_ia32_psraq512",
7094     "llvm.x86.avx512.psra.w.512" => "__builtin_ia32_psraw512",
7095     "llvm.x86.avx512.psrai.d.512" => "__builtin_ia32_psradi512",
7096     "llvm.x86.avx512.psrai.q.128" => "__builtin_ia32_psraqi128",
7097     "llvm.x86.avx512.psrai.q.256" => "__builtin_ia32_psraqi256",
7098     "llvm.x86.avx512.psrai.q.512" => "__builtin_ia32_psraqi512",
7099     "llvm.x86.avx512.psrai.w.512" => "__builtin_ia32_psrawi512",
7100     "llvm.x86.avx512.psrav.d.512" => "__builtin_ia32_psrav16si",
7101     "llvm.x86.avx512.psrav.q.128" => "__builtin_ia32_psravq128",
7102     "llvm.x86.avx512.psrav.q.256" => "__builtin_ia32_psravq256",
7103     "llvm.x86.avx512.psrav.q.512" => "__builtin_ia32_psrav8di",
7104     "llvm.x86.avx512.psrav.w.128" => "__builtin_ia32_psrav8hi",
7105     "llvm.x86.avx512.psrav.w.256" => "__builtin_ia32_psrav16hi",
7106     "llvm.x86.avx512.psrav.w.512" => "__builtin_ia32_psrav32hi",
7107     "llvm.x86.avx512.psrl.d.512" => "__builtin_ia32_psrld512",
7108     "llvm.x86.avx512.psrl.dq" => "__builtin_ia32_psrldqi512",
7109     "llvm.x86.avx512.psrl.dq.bs" => "__builtin_ia32_psrldqi512_byteshift",
7110     "llvm.x86.avx512.psrl.q.512" => "__builtin_ia32_psrlq512",
7111     "llvm.x86.avx512.psrl.w.512" => "__builtin_ia32_psrlw512",
7112     "llvm.x86.avx512.psrli.d.512" => "__builtin_ia32_psrldi512",
7113     "llvm.x86.avx512.psrli.q.512" => "__builtin_ia32_psrlqi512",
7114     "llvm.x86.avx512.psrli.w.512" => "__builtin_ia32_psrlwi512",
7115     "llvm.x86.avx512.psrlv.d.512" => "__builtin_ia32_psrlv16si",
7116     "llvm.x86.avx512.psrlv.q.512" => "__builtin_ia32_psrlv8di",
7117     "llvm.x86.avx512.psrlv.w.128" => "__builtin_ia32_psrlv8hi",
7118     "llvm.x86.avx512.psrlv.w.256" => "__builtin_ia32_psrlv16hi",
7119     "llvm.x86.avx512.psrlv.w.512" => "__builtin_ia32_psrlv32hi",
7120     "llvm.x86.avx512.pternlog.d.128" => "__builtin_ia32_pternlogd128",
7121     "llvm.x86.avx512.pternlog.d.256" => "__builtin_ia32_pternlogd256",
7122     "llvm.x86.avx512.pternlog.d.512" => "__builtin_ia32_pternlogd512",
7123     "llvm.x86.avx512.pternlog.q.128" => "__builtin_ia32_pternlogq128",
7124     "llvm.x86.avx512.pternlog.q.256" => "__builtin_ia32_pternlogq256",
7125     "llvm.x86.avx512.pternlog.q.512" => "__builtin_ia32_pternlogq512",
7126     "llvm.x86.avx512.ptestm.b.128" => "__builtin_ia32_ptestmb128",
7127     "llvm.x86.avx512.ptestm.b.256" => "__builtin_ia32_ptestmb256",
7128     "llvm.x86.avx512.ptestm.b.512" => "__builtin_ia32_ptestmb512",
7129     "llvm.x86.avx512.ptestm.d.128" => "__builtin_ia32_ptestmd128",
7130     "llvm.x86.avx512.ptestm.d.256" => "__builtin_ia32_ptestmd256",
7131     "llvm.x86.avx512.ptestm.d.512" => "__builtin_ia32_ptestmd512",
7132     "llvm.x86.avx512.ptestm.q.128" => "__builtin_ia32_ptestmq128",
7133     "llvm.x86.avx512.ptestm.q.256" => "__builtin_ia32_ptestmq256",
7134     "llvm.x86.avx512.ptestm.q.512" => "__builtin_ia32_ptestmq512",
7135     "llvm.x86.avx512.ptestm.w.128" => "__builtin_ia32_ptestmw128",
7136     "llvm.x86.avx512.ptestm.w.256" => "__builtin_ia32_ptestmw256",
7137     "llvm.x86.avx512.ptestm.w.512" => "__builtin_ia32_ptestmw512",
7138     "llvm.x86.avx512.ptestnm.b.128" => "__builtin_ia32_ptestnmb128",
7139     "llvm.x86.avx512.ptestnm.b.256" => "__builtin_ia32_ptestnmb256",
7140     "llvm.x86.avx512.ptestnm.b.512" => "__builtin_ia32_ptestnmb512",
7141     "llvm.x86.avx512.ptestnm.d.128" => "__builtin_ia32_ptestnmd128",
7142     "llvm.x86.avx512.ptestnm.d.256" => "__builtin_ia32_ptestnmd256",
7143     "llvm.x86.avx512.ptestnm.d.512" => "__builtin_ia32_ptestnmd512",
7144     "llvm.x86.avx512.ptestnm.q.128" => "__builtin_ia32_ptestnmq128",
7145     "llvm.x86.avx512.ptestnm.q.256" => "__builtin_ia32_ptestnmq256",
7146     "llvm.x86.avx512.ptestnm.q.512" => "__builtin_ia32_ptestnmq512",
7147     "llvm.x86.avx512.ptestnm.w.128" => "__builtin_ia32_ptestnmw128",
7148     "llvm.x86.avx512.ptestnm.w.256" => "__builtin_ia32_ptestnmw256",
7149     "llvm.x86.avx512.ptestnm.w.512" => "__builtin_ia32_ptestnmw512",
7150     "llvm.x86.avx512.rcp14.pd.128" => "__builtin_ia32_rcp14pd128_mask",
7151     "llvm.x86.avx512.rcp14.pd.256" => "__builtin_ia32_rcp14pd256_mask",
7152     "llvm.x86.avx512.rcp14.pd.512" => "__builtin_ia32_rcp14pd512_mask",
7153     "llvm.x86.avx512.rcp14.ps.128" => "__builtin_ia32_rcp14ps128_mask",
7154     "llvm.x86.avx512.rcp14.ps.256" => "__builtin_ia32_rcp14ps256_mask",
7155     "llvm.x86.avx512.rcp14.ps.512" => "__builtin_ia32_rcp14ps512_mask",
7156     "llvm.x86.avx512.rcp14.sd" => "__builtin_ia32_rcp14sd_mask",
7157     "llvm.x86.avx512.rcp14.ss" => "__builtin_ia32_rcp14ss_mask",
7158     "llvm.x86.avx512.rcp28.pd" => "__builtin_ia32_rcp28pd_mask",
7159     "llvm.x86.avx512.rcp28.ps" => "__builtin_ia32_rcp28ps_mask",
7160     // [INVALID CONVERSION]: "llvm.x86.avx512.rcp28.sd" => "__builtin_ia32_rcp28sd_round_mask",
7161     // [DUPLICATE]: "llvm.x86.avx512.rcp28.sd" => "__builtin_ia32_rcp28sd_mask",
7162     // [INVALID CONVERSION]: "llvm.x86.avx512.rcp28.ss" => "__builtin_ia32_rcp28ss_round_mask",
7163     // [DUPLICATE]: "llvm.x86.avx512.rcp28.ss" => "__builtin_ia32_rcp28ss_mask",
7164     "llvm.x86.avx512.rndscale.sd" => "__builtin_ia32_rndscalesd",
7165     "llvm.x86.avx512.rndscale.ss" => "__builtin_ia32_rndscaless",
7166     "llvm.x86.avx512.rsqrt14.pd.128" => "__builtin_ia32_rsqrt14pd128_mask",
7167     "llvm.x86.avx512.rsqrt14.pd.256" => "__builtin_ia32_rsqrt14pd256_mask",
7168     "llvm.x86.avx512.rsqrt14.pd.512" => "__builtin_ia32_rsqrt14pd512_mask",
7169     "llvm.x86.avx512.rsqrt14.ps.128" => "__builtin_ia32_rsqrt14ps128_mask",
7170     "llvm.x86.avx512.rsqrt14.ps.256" => "__builtin_ia32_rsqrt14ps256_mask",
7171     "llvm.x86.avx512.rsqrt14.ps.512" => "__builtin_ia32_rsqrt14ps512_mask",
7172     "llvm.x86.avx512.rsqrt14.sd" => "__builtin_ia32_rsqrt14sd_mask",
7173     "llvm.x86.avx512.rsqrt14.ss" => "__builtin_ia32_rsqrt14ss_mask",
7174     "llvm.x86.avx512.rsqrt28.pd" => "__builtin_ia32_rsqrt28pd_mask",
7175     "llvm.x86.avx512.rsqrt28.ps" => "__builtin_ia32_rsqrt28ps_mask",
7176     // [INVALID CONVERSION]: "llvm.x86.avx512.rsqrt28.sd" => "__builtin_ia32_rsqrt28sd_round_mask",
7177     // [DUPLICATE]: "llvm.x86.avx512.rsqrt28.sd" => "__builtin_ia32_rsqrt28sd_mask",
7178     // [INVALID CONVERSION]: "llvm.x86.avx512.rsqrt28.ss" => "__builtin_ia32_rsqrt28ss_round_mask",
7179     // [DUPLICATE]: "llvm.x86.avx512.rsqrt28.ss" => "__builtin_ia32_rsqrt28ss_mask",
7180     "llvm.x86.avx512.scatter.dpd.512" => "__builtin_ia32_scattersiv8df",
7181     "llvm.x86.avx512.scatter.dpi.512" => "__builtin_ia32_scattersiv16si",
7182     "llvm.x86.avx512.scatter.dpq.512" => "__builtin_ia32_scattersiv8di",
7183     "llvm.x86.avx512.scatter.dps.512" => "__builtin_ia32_scattersiv16sf",
7184     "llvm.x86.avx512.scatter.qpd.512" => "__builtin_ia32_scatterdiv8df",
7185     "llvm.x86.avx512.scatter.qpi.512" => "__builtin_ia32_scatterdiv16si",
7186     "llvm.x86.avx512.scatter.qpq.512" => "__builtin_ia32_scatterdiv8di",
7187     "llvm.x86.avx512.scatter.qps.512" => "__builtin_ia32_scatterdiv16sf",
7188     "llvm.x86.avx512.scatterdiv2.df" => "__builtin_ia32_scatterdiv2df",
7189     "llvm.x86.avx512.scatterdiv2.di" => "__builtin_ia32_scatterdiv2di",
7190     "llvm.x86.avx512.scatterdiv4.df" => "__builtin_ia32_scatterdiv4df",
7191     "llvm.x86.avx512.scatterdiv4.di" => "__builtin_ia32_scatterdiv4di",
7192     "llvm.x86.avx512.scatterdiv4.sf" => "__builtin_ia32_scatterdiv4sf",
7193     "llvm.x86.avx512.scatterdiv4.si" => "__builtin_ia32_scatterdiv4si",
7194     "llvm.x86.avx512.scatterdiv8.sf" => "__builtin_ia32_scatterdiv8sf",
7195     "llvm.x86.avx512.scatterdiv8.si" => "__builtin_ia32_scatterdiv8si",
7196     "llvm.x86.avx512.scatterpf.dpd.512" => "__builtin_ia32_scatterpfdpd",
7197     "llvm.x86.avx512.scatterpf.dps.512" => "__builtin_ia32_scatterpfdps",
7198     "llvm.x86.avx512.scatterpf.qpd.512" => "__builtin_ia32_scatterpfqpd",
7199     "llvm.x86.avx512.scatterpf.qps.512" => "__builtin_ia32_scatterpfqps",
7200     "llvm.x86.avx512.scattersiv2.df" => "__builtin_ia32_scattersiv2df",
7201     "llvm.x86.avx512.scattersiv2.di" => "__builtin_ia32_scattersiv2di",
7202     "llvm.x86.avx512.scattersiv4.df" => "__builtin_ia32_scattersiv4df",
7203     "llvm.x86.avx512.scattersiv4.di" => "__builtin_ia32_scattersiv4di",
7204     "llvm.x86.avx512.scattersiv4.sf" => "__builtin_ia32_scattersiv4sf",
7205     "llvm.x86.avx512.scattersiv4.si" => "__builtin_ia32_scattersiv4si",
7206     "llvm.x86.avx512.scattersiv8.sf" => "__builtin_ia32_scattersiv8sf",
7207     "llvm.x86.avx512.scattersiv8.si" => "__builtin_ia32_scattersiv8si",
7208     "llvm.x86.avx512.sqrt.pd.512" => "__builtin_ia32_sqrtpd512_mask",
7209     "llvm.x86.avx512.sqrt.ps.512" => "__builtin_ia32_sqrtps512_mask",
7210     "llvm.x86.avx512.sqrt.sd" => "__builtin_ia32_sqrtrndsd",
7211     "llvm.x86.avx512.sqrt.ss" => "__builtin_ia32_sqrtrndss",
7212     "llvm.x86.avx512.sub.pd.512" => "__builtin_ia32_subpd512",
7213     "llvm.x86.avx512.sub.ps.512" => "__builtin_ia32_subps512",
7214     "llvm.x86.avx512.vbroadcast.sd.512" => "__builtin_ia32_vbroadcastsd512",
7215     "llvm.x86.avx512.vbroadcast.sd.pd.512" => "__builtin_ia32_vbroadcastsd_pd512",
7216     "llvm.x86.avx512.vbroadcast.ss.512" => "__builtin_ia32_vbroadcastss512",
7217     "llvm.x86.avx512.vbroadcast.ss.ps.512" => "__builtin_ia32_vbroadcastss_ps512",
7218     "llvm.x86.avx512.vcomi.sd" => "__builtin_ia32_vcomisd",
7219     "llvm.x86.avx512.vcomi.ss" => "__builtin_ia32_vcomiss",
7220     "llvm.x86.avx512.vcvtsd2si32" => "__builtin_ia32_vcvtsd2si32",
7221     "llvm.x86.avx512.vcvtsd2si64" => "__builtin_ia32_vcvtsd2si64",
7222     "llvm.x86.avx512.vcvtsd2usi32" => "__builtin_ia32_vcvtsd2usi32",
7223     "llvm.x86.avx512.vcvtsd2usi64" => "__builtin_ia32_vcvtsd2usi64",
7224     "llvm.x86.avx512.vcvtss2si32" => "__builtin_ia32_vcvtss2si32",
7225     "llvm.x86.avx512.vcvtss2si64" => "__builtin_ia32_vcvtss2si64",
7226     "llvm.x86.avx512.vcvtss2usi32" => "__builtin_ia32_vcvtss2usi32",
7227     "llvm.x86.avx512.vcvtss2usi64" => "__builtin_ia32_vcvtss2usi64",
7228     "llvm.x86.avx512.vpdpbusd.128" => "__builtin_ia32_vpdpbusd128",
7229     "llvm.x86.avx512.vpdpbusd.256" => "__builtin_ia32_vpdpbusd256",
7230     "llvm.x86.avx512.vpdpbusd.512" => "__builtin_ia32_vpdpbusd512",
7231     "llvm.x86.avx512.vpdpbusds.128" => "__builtin_ia32_vpdpbusds128",
7232     "llvm.x86.avx512.vpdpbusds.256" => "__builtin_ia32_vpdpbusds256",
7233     "llvm.x86.avx512.vpdpbusds.512" => "__builtin_ia32_vpdpbusds512",
7234     "llvm.x86.avx512.vpdpwssd.128" => "__builtin_ia32_vpdpwssd128",
7235     "llvm.x86.avx512.vpdpwssd.256" => "__builtin_ia32_vpdpwssd256",
7236     "llvm.x86.avx512.vpdpwssd.512" => "__builtin_ia32_vpdpwssd512",
7237     "llvm.x86.avx512.vpdpwssds.128" => "__builtin_ia32_vpdpwssds128",
7238     "llvm.x86.avx512.vpdpwssds.256" => "__builtin_ia32_vpdpwssds256",
7239     "llvm.x86.avx512.vpdpwssds.512" => "__builtin_ia32_vpdpwssds512",
7240     "llvm.x86.avx512.vpermi2var.d.128" => "__builtin_ia32_vpermi2vard128",
7241     "llvm.x86.avx512.vpermi2var.d.256" => "__builtin_ia32_vpermi2vard256",
7242     "llvm.x86.avx512.vpermi2var.d.512" => "__builtin_ia32_vpermi2vard512",
7243     "llvm.x86.avx512.vpermi2var.hi.128" => "__builtin_ia32_vpermi2varhi128",
7244     "llvm.x86.avx512.vpermi2var.hi.256" => "__builtin_ia32_vpermi2varhi256",
7245     "llvm.x86.avx512.vpermi2var.hi.512" => "__builtin_ia32_vpermi2varhi512",
7246     "llvm.x86.avx512.vpermi2var.pd.128" => "__builtin_ia32_vpermi2varpd128",
7247     "llvm.x86.avx512.vpermi2var.pd.256" => "__builtin_ia32_vpermi2varpd256",
7248     "llvm.x86.avx512.vpermi2var.pd.512" => "__builtin_ia32_vpermi2varpd512",
7249     "llvm.x86.avx512.vpermi2var.ps.128" => "__builtin_ia32_vpermi2varps128",
7250     "llvm.x86.avx512.vpermi2var.ps.256" => "__builtin_ia32_vpermi2varps256",
7251     "llvm.x86.avx512.vpermi2var.ps.512" => "__builtin_ia32_vpermi2varps512",
7252     "llvm.x86.avx512.vpermi2var.q.128" => "__builtin_ia32_vpermi2varq128",
7253     "llvm.x86.avx512.vpermi2var.q.256" => "__builtin_ia32_vpermi2varq256",
7254     "llvm.x86.avx512.vpermi2var.q.512" => "__builtin_ia32_vpermi2varq512",
7255     "llvm.x86.avx512.vpermi2var.qi.128" => "__builtin_ia32_vpermi2varqi128",
7256     "llvm.x86.avx512.vpermi2var.qi.256" => "__builtin_ia32_vpermi2varqi256",
7257     "llvm.x86.avx512.vpermi2var.qi.512" => "__builtin_ia32_vpermi2varqi512",
7258     "llvm.x86.avx512.vpermilvar.pd.512" => "__builtin_ia32_vpermilvarpd512",
7259     "llvm.x86.avx512.vpermilvar.ps.512" => "__builtin_ia32_vpermilvarps512",
7260     "llvm.x86.avx512.vpmadd52h.uq.128" => "__builtin_ia32_vpmadd52huq128",
7261     "llvm.x86.avx512.vpmadd52h.uq.256" => "__builtin_ia32_vpmadd52huq256",
7262     "llvm.x86.avx512.vpmadd52h.uq.512" => "__builtin_ia32_vpmadd52huq512",
7263     "llvm.x86.avx512.vpmadd52l.uq.128" => "__builtin_ia32_vpmadd52luq128",
7264     "llvm.x86.avx512.vpmadd52l.uq.256" => "__builtin_ia32_vpmadd52luq256",
7265     "llvm.x86.avx512.vpmadd52l.uq.512" => "__builtin_ia32_vpmadd52luq512",
7266     "llvm.x86.avx512bf16.cvtne2ps2bf16.128" => "__builtin_ia32_cvtne2ps2bf16_128",
7267     "llvm.x86.avx512bf16.cvtne2ps2bf16.256" => "__builtin_ia32_cvtne2ps2bf16_256",
7268     "llvm.x86.avx512bf16.cvtne2ps2bf16.512" => "__builtin_ia32_cvtne2ps2bf16_512",
7269     "llvm.x86.avx512bf16.cvtneps2bf16.256" => "__builtin_ia32_cvtneps2bf16_256",
7270     "llvm.x86.avx512bf16.cvtneps2bf16.512" => "__builtin_ia32_cvtneps2bf16_512",
7271     "llvm.x86.avx512bf16.dpbf16ps.128" => "__builtin_ia32_dpbf16ps_128",
7272     "llvm.x86.avx512bf16.dpbf16ps.256" => "__builtin_ia32_dpbf16ps_256",
7273     "llvm.x86.avx512bf16.dpbf16ps.512" => "__builtin_ia32_dpbf16ps_512",
7274     "llvm.x86.avx512fp16.add.ph.512" => "__builtin_ia32_addph512",
7275     "llvm.x86.avx512fp16.div.ph.512" => "__builtin_ia32_divph512",
7276     // [INVALID CONVERSION]: "llvm.x86.avx512fp16.mask.add.sh.round" => "__builtin_ia32_addsh_round_mask",
7277     "llvm.x86.avx512fp16.mask.cmp.sh" => "__builtin_ia32_cmpsh_mask",
7278     // [INVALID CONVERSION]: "llvm.x86.avx512fp16.mask.div.sh.round" => "__builtin_ia32_divsh_round_mask",
7279     "llvm.x86.avx512fp16.mask.fpclass.sh" => "__builtin_ia32_fpclasssh_mask",
7280     "llvm.x86.avx512fp16.mask.getexp.ph.128" => "__builtin_ia32_getexpph128_mask",
7281     "llvm.x86.avx512fp16.mask.getexp.ph.256" => "__builtin_ia32_getexpph256_mask",
7282     "llvm.x86.avx512fp16.mask.getexp.ph.512" => "__builtin_ia32_getexpph512_mask",
7283     // [INVALID CONVERSION]: "llvm.x86.avx512fp16.mask.getexp.sh" => "__builtin_ia32_getexpsh128_round_mask",
7284     "llvm.x86.avx512fp16.mask.getmant.ph.128" => "__builtin_ia32_getmantph128_mask",
7285     "llvm.x86.avx512fp16.mask.getmant.ph.256" => "__builtin_ia32_getmantph256_mask",
7286     "llvm.x86.avx512fp16.mask.getmant.ph.512" => "__builtin_ia32_getmantph512_mask",
7287     // [INVALID CONVERSION]: "llvm.x86.avx512fp16.mask.getmant.sh" => "__builtin_ia32_getmantsh_round_mask",
7288     // [INVALID CONVERSION]: "llvm.x86.avx512fp16.mask.max.sh.round" => "__builtin_ia32_maxsh_round_mask",
7289     // [INVALID CONVERSION]: "llvm.x86.avx512fp16.mask.min.sh.round" => "__builtin_ia32_minsh_round_mask",
7290     // [INVALID CONVERSION]: "llvm.x86.avx512fp16.mask.mul.sh.round" => "__builtin_ia32_mulsh_round_mask",
7291     "llvm.x86.avx512fp16.mask.rcp.ph.128" => "__builtin_ia32_rcpph128_mask",
7292     "llvm.x86.avx512fp16.mask.rcp.ph.256" => "__builtin_ia32_rcpph256_mask",
7293     "llvm.x86.avx512fp16.mask.rcp.ph.512" => "__builtin_ia32_rcpph512_mask",
7294     "llvm.x86.avx512fp16.mask.rcp.sh" => "__builtin_ia32_rcpsh_mask",
7295     "llvm.x86.avx512fp16.mask.reduce.ph.128" => "__builtin_ia32_reduceph128_mask",
7296     "llvm.x86.avx512fp16.mask.reduce.ph.256" => "__builtin_ia32_reduceph256_mask",
7297     "llvm.x86.avx512fp16.mask.reduce.ph.512" => "__builtin_ia32_reduceph512_mask",
7298     "llvm.x86.avx512fp16.mask.reduce.sh" => "__builtin_ia32_reducesh_mask",
7299     "llvm.x86.avx512fp16.mask.rndscale.ph.128" => "__builtin_ia32_rndscaleph_128_mask",
7300     "llvm.x86.avx512fp16.mask.rndscale.ph.256" => "__builtin_ia32_rndscaleph_256_mask",
7301     "llvm.x86.avx512fp16.mask.rndscale.ph.512" => "__builtin_ia32_rndscaleph_mask",
7302     // [INVALID CONVERSION]: "llvm.x86.avx512fp16.mask.rndscale.sh" => "__builtin_ia32_rndscalesh_round_mask",
7303     "llvm.x86.avx512fp16.mask.rsqrt.ph.128" => "__builtin_ia32_rsqrtph128_mask",
7304     "llvm.x86.avx512fp16.mask.rsqrt.ph.256" => "__builtin_ia32_rsqrtph256_mask",
7305     "llvm.x86.avx512fp16.mask.rsqrt.ph.512" => "__builtin_ia32_rsqrtph512_mask",
7306     "llvm.x86.avx512fp16.mask.rsqrt.sh" => "__builtin_ia32_rsqrtsh_mask",
7307     "llvm.x86.avx512fp16.mask.scalef.ph.128" => "__builtin_ia32_scalefph128_mask",
7308     "llvm.x86.avx512fp16.mask.scalef.ph.256" => "__builtin_ia32_scalefph256_mask",
7309     "llvm.x86.avx512fp16.mask.scalef.ph.512" => "__builtin_ia32_scalefph512_mask",
7310     // [INVALID CONVERSION]: "llvm.x86.avx512fp16.mask.scalef.sh" => "__builtin_ia32_scalefsh_round_mask",
7311     // [INVALID CONVERSION]: "llvm.x86.avx512fp16.mask.sub.sh.round" => "__builtin_ia32_subsh_round_mask",
7312     "llvm.x86.avx512fp16.mask.vcvtdq2ph.128" => "__builtin_ia32_vcvtdq2ph128_mask",
7313     "llvm.x86.avx512fp16.mask.vcvtpd2ph.128" => "__builtin_ia32_vcvtpd2ph128_mask",
7314     "llvm.x86.avx512fp16.mask.vcvtpd2ph.256" => "__builtin_ia32_vcvtpd2ph256_mask",
7315     "llvm.x86.avx512fp16.mask.vcvtpd2ph.512" => "__builtin_ia32_vcvtpd2ph512_mask",
7316     "llvm.x86.avx512fp16.mask.vcvtph2dq.128" => "__builtin_ia32_vcvtph2dq128_mask",
7317     "llvm.x86.avx512fp16.mask.vcvtph2dq.256" => "__builtin_ia32_vcvtph2dq256_mask",
7318     "llvm.x86.avx512fp16.mask.vcvtph2dq.512" => "__builtin_ia32_vcvtph2dq512_mask",
7319     "llvm.x86.avx512fp16.mask.vcvtph2pd.128" => "__builtin_ia32_vcvtph2pd128_mask",
7320     "llvm.x86.avx512fp16.mask.vcvtph2pd.256" => "__builtin_ia32_vcvtph2pd256_mask",
7321     "llvm.x86.avx512fp16.mask.vcvtph2pd.512" => "__builtin_ia32_vcvtph2pd512_mask",
7322     "llvm.x86.avx512fp16.mask.vcvtph2psx.128" => "__builtin_ia32_vcvtph2psx128_mask",
7323     "llvm.x86.avx512fp16.mask.vcvtph2psx.256" => "__builtin_ia32_vcvtph2psx256_mask",
7324     "llvm.x86.avx512fp16.mask.vcvtph2psx.512" => "__builtin_ia32_vcvtph2psx512_mask",
7325     "llvm.x86.avx512fp16.mask.vcvtph2qq.128" => "__builtin_ia32_vcvtph2qq128_mask",
7326     "llvm.x86.avx512fp16.mask.vcvtph2qq.256" => "__builtin_ia32_vcvtph2qq256_mask",
7327     "llvm.x86.avx512fp16.mask.vcvtph2qq.512" => "__builtin_ia32_vcvtph2qq512_mask",
7328     "llvm.x86.avx512fp16.mask.vcvtph2udq.128" => "__builtin_ia32_vcvtph2udq128_mask",
7329     "llvm.x86.avx512fp16.mask.vcvtph2udq.256" => "__builtin_ia32_vcvtph2udq256_mask",
7330     "llvm.x86.avx512fp16.mask.vcvtph2udq.512" => "__builtin_ia32_vcvtph2udq512_mask",
7331     "llvm.x86.avx512fp16.mask.vcvtph2uqq.128" => "__builtin_ia32_vcvtph2uqq128_mask",
7332     "llvm.x86.avx512fp16.mask.vcvtph2uqq.256" => "__builtin_ia32_vcvtph2uqq256_mask",
7333     "llvm.x86.avx512fp16.mask.vcvtph2uqq.512" => "__builtin_ia32_vcvtph2uqq512_mask",
7334     "llvm.x86.avx512fp16.mask.vcvtph2uw.128" => "__builtin_ia32_vcvtph2uw128_mask",
7335     "llvm.x86.avx512fp16.mask.vcvtph2uw.256" => "__builtin_ia32_vcvtph2uw256_mask",
7336     "llvm.x86.avx512fp16.mask.vcvtph2uw.512" => "__builtin_ia32_vcvtph2uw512_mask",
7337     "llvm.x86.avx512fp16.mask.vcvtph2w.128" => "__builtin_ia32_vcvtph2w128_mask",
7338     "llvm.x86.avx512fp16.mask.vcvtph2w.256" => "__builtin_ia32_vcvtph2w256_mask",
7339     "llvm.x86.avx512fp16.mask.vcvtph2w.512" => "__builtin_ia32_vcvtph2w512_mask",
7340     "llvm.x86.avx512fp16.mask.vcvtps2phx.128" => "__builtin_ia32_vcvtps2phx128_mask",
7341     "llvm.x86.avx512fp16.mask.vcvtps2phx.256" => "__builtin_ia32_vcvtps2phx256_mask",
7342     "llvm.x86.avx512fp16.mask.vcvtps2phx.512" => "__builtin_ia32_vcvtps2phx512_mask",
7343     "llvm.x86.avx512fp16.mask.vcvtqq2ph.128" => "__builtin_ia32_vcvtqq2ph128_mask",
7344     "llvm.x86.avx512fp16.mask.vcvtqq2ph.256" => "__builtin_ia32_vcvtqq2ph256_mask",
7345     // [INVALID CONVERSION]: "llvm.x86.avx512fp16.mask.vcvtsd2sh.round" => "__builtin_ia32_vcvtsd2sh_round_mask",
7346     // [INVALID CONVERSION]: "llvm.x86.avx512fp16.mask.vcvtsh2sd.round" => "__builtin_ia32_vcvtsh2sd_round_mask",
7347     // [INVALID CONVERSION]: "llvm.x86.avx512fp16.mask.vcvtsh2ss.round" => "__builtin_ia32_vcvtsh2ss_round_mask",
7348     // [INVALID CONVERSION]: "llvm.x86.avx512fp16.mask.vcvtss2sh.round" => "__builtin_ia32_vcvtss2sh_round_mask",
7349     "llvm.x86.avx512fp16.mask.vcvttph2dq.128" => "__builtin_ia32_vcvttph2dq128_mask",
7350     "llvm.x86.avx512fp16.mask.vcvttph2dq.256" => "__builtin_ia32_vcvttph2dq256_mask",
7351     "llvm.x86.avx512fp16.mask.vcvttph2dq.512" => "__builtin_ia32_vcvttph2dq512_mask",
7352     "llvm.x86.avx512fp16.mask.vcvttph2qq.128" => "__builtin_ia32_vcvttph2qq128_mask",
7353     "llvm.x86.avx512fp16.mask.vcvttph2qq.256" => "__builtin_ia32_vcvttph2qq256_mask",
7354     "llvm.x86.avx512fp16.mask.vcvttph2qq.512" => "__builtin_ia32_vcvttph2qq512_mask",
7355     "llvm.x86.avx512fp16.mask.vcvttph2udq.128" => "__builtin_ia32_vcvttph2udq128_mask",
7356     "llvm.x86.avx512fp16.mask.vcvttph2udq.256" => "__builtin_ia32_vcvttph2udq256_mask",
7357     "llvm.x86.avx512fp16.mask.vcvttph2udq.512" => "__builtin_ia32_vcvttph2udq512_mask",
7358     "llvm.x86.avx512fp16.mask.vcvttph2uqq.128" => "__builtin_ia32_vcvttph2uqq128_mask",
7359     "llvm.x86.avx512fp16.mask.vcvttph2uqq.256" => "__builtin_ia32_vcvttph2uqq256_mask",
7360     "llvm.x86.avx512fp16.mask.vcvttph2uqq.512" => "__builtin_ia32_vcvttph2uqq512_mask",
7361     "llvm.x86.avx512fp16.mask.vcvttph2uw.128" => "__builtin_ia32_vcvttph2uw128_mask",
7362     "llvm.x86.avx512fp16.mask.vcvttph2uw.256" => "__builtin_ia32_vcvttph2uw256_mask",
7363     "llvm.x86.avx512fp16.mask.vcvttph2uw.512" => "__builtin_ia32_vcvttph2uw512_mask",
7364     "llvm.x86.avx512fp16.mask.vcvttph2w.128" => "__builtin_ia32_vcvttph2w128_mask",
7365     "llvm.x86.avx512fp16.mask.vcvttph2w.256" => "__builtin_ia32_vcvttph2w256_mask",
7366     "llvm.x86.avx512fp16.mask.vcvttph2w.512" => "__builtin_ia32_vcvttph2w512_mask",
7367     "llvm.x86.avx512fp16.mask.vcvtudq2ph.128" => "__builtin_ia32_vcvtudq2ph128_mask",
7368     "llvm.x86.avx512fp16.mask.vcvtuqq2ph.128" => "__builtin_ia32_vcvtuqq2ph128_mask",
7369     "llvm.x86.avx512fp16.mask.vcvtuqq2ph.256" => "__builtin_ia32_vcvtuqq2ph256_mask",
7370     "llvm.x86.avx512fp16.mask.vfcmadd.cph.128" => "__builtin_ia32_vfcmaddcph128_mask",
7371     "llvm.x86.avx512fp16.mask.vfcmadd.cph.256" => "__builtin_ia32_vfcmaddcph256_mask",
7372     "llvm.x86.avx512fp16.mask.vfcmadd.cph.512" => "__builtin_ia32_vfcmaddcph512_mask3",
7373     "llvm.x86.avx512fp16.mask.vfcmadd.csh" => "__builtin_ia32_vfcmaddcsh_mask",
7374     "llvm.x86.avx512fp16.mask.vfcmul.cph.128" => "__builtin_ia32_vfcmulcph128_mask",
7375     "llvm.x86.avx512fp16.mask.vfcmul.cph.256" => "__builtin_ia32_vfcmulcph256_mask",
7376     "llvm.x86.avx512fp16.mask.vfcmul.cph.512" => "__builtin_ia32_vfcmulcph512_mask",
7377     "llvm.x86.avx512fp16.mask.vfcmul.csh" => "__builtin_ia32_vfcmulcsh_mask",
7378     "llvm.x86.avx512fp16.mask.vfmadd.cph.128" => "__builtin_ia32_vfmaddcph128_mask",
7379     "llvm.x86.avx512fp16.mask.vfmadd.cph.256" => "__builtin_ia32_vfmaddcph256_mask",
7380     "llvm.x86.avx512fp16.mask.vfmadd.cph.512" => "__builtin_ia32_vfmaddcph512_mask3",
7381     "llvm.x86.avx512fp16.mask.vfmadd.csh" => "__builtin_ia32_vfmaddcsh_mask",
7382     "llvm.x86.avx512fp16.mask.vfmul.cph.128" => "__builtin_ia32_vfmulcph128_mask",
7383     "llvm.x86.avx512fp16.mask.vfmul.cph.256" => "__builtin_ia32_vfmulcph256_mask",
7384     "llvm.x86.avx512fp16.mask.vfmul.cph.512" => "__builtin_ia32_vfmulcph512_mask",
7385     "llvm.x86.avx512fp16.mask.vfmul.csh" => "__builtin_ia32_vfmulcsh_mask",
7386     "llvm.x86.avx512fp16.maskz.vfcmadd.cph.128" => "__builtin_ia32_vfcmaddcph128_maskz",
7387     "llvm.x86.avx512fp16.maskz.vfcmadd.cph.256" => "__builtin_ia32_vfcmaddcph256_maskz",
7388     "llvm.x86.avx512fp16.maskz.vfcmadd.cph.512" => "__builtin_ia32_vfcmaddcph512_maskz",
7389     "llvm.x86.avx512fp16.maskz.vfcmadd.csh" => "__builtin_ia32_vfcmaddcsh_maskz",
7390     "llvm.x86.avx512fp16.maskz.vfmadd.cph.128" => "__builtin_ia32_vfmaddcph128_maskz",
7391     "llvm.x86.avx512fp16.maskz.vfmadd.cph.256" => "__builtin_ia32_vfmaddcph256_maskz",
7392     "llvm.x86.avx512fp16.maskz.vfmadd.cph.512" => "__builtin_ia32_vfmaddcph512_maskz",
7393     "llvm.x86.avx512fp16.maskz.vfmadd.csh" => "__builtin_ia32_vfmaddcsh_maskz",
7394     "llvm.x86.avx512fp16.max.ph.128" => "__builtin_ia32_maxph128",
7395     "llvm.x86.avx512fp16.max.ph.256" => "__builtin_ia32_maxph256",
7396     "llvm.x86.avx512fp16.max.ph.512" => "__builtin_ia32_maxph512",
7397     "llvm.x86.avx512fp16.min.ph.128" => "__builtin_ia32_minph128",
7398     "llvm.x86.avx512fp16.min.ph.256" => "__builtin_ia32_minph256",
7399     "llvm.x86.avx512fp16.min.ph.512" => "__builtin_ia32_minph512",
7400     "llvm.x86.avx512fp16.mul.ph.512" => "__builtin_ia32_mulph512",
7401     "llvm.x86.avx512fp16.sub.ph.512" => "__builtin_ia32_subph512",
7402     "llvm.x86.avx512fp16.vcomi.sh" => "__builtin_ia32_vcomish",
7403     "llvm.x86.avx512fp16.vcvtsh2si32" => "__builtin_ia32_vcvtsh2si32",
7404     "llvm.x86.avx512fp16.vcvtsh2si64" => "__builtin_ia32_vcvtsh2si64",
7405     "llvm.x86.avx512fp16.vcvtsh2usi32" => "__builtin_ia32_vcvtsh2usi32",
7406     "llvm.x86.avx512fp16.vcvtsh2usi64" => "__builtin_ia32_vcvtsh2usi64",
7407     "llvm.x86.avx512fp16.vcvtsi2sh" => "__builtin_ia32_vcvtsi2sh",
7408     "llvm.x86.avx512fp16.vcvtsi642sh" => "__builtin_ia32_vcvtsi642sh",
7409     "llvm.x86.avx512fp16.vcvttsh2si32" => "__builtin_ia32_vcvttsh2si32",
7410     "llvm.x86.avx512fp16.vcvttsh2si64" => "__builtin_ia32_vcvttsh2si64",
7411     "llvm.x86.avx512fp16.vcvttsh2usi32" => "__builtin_ia32_vcvttsh2usi32",
7412     "llvm.x86.avx512fp16.vcvttsh2usi64" => "__builtin_ia32_vcvttsh2usi64",
7413     "llvm.x86.avx512fp16.vcvtusi2sh" => "__builtin_ia32_vcvtusi2sh",
7414     "llvm.x86.avx512fp16.vcvtusi642sh" => "__builtin_ia32_vcvtusi642sh",
7415     "llvm.x86.avx512fp16.vfmaddsub.ph.128" => "__builtin_ia32_vfmaddsubph",
7416     "llvm.x86.avx512fp16.vfmaddsub.ph.256" => "__builtin_ia32_vfmaddsubph256",
7417     "llvm.x86.axor32" => "__builtin_ia32_axor32",
7418     "llvm.x86.axor64" => "__builtin_ia32_axor64",
7419     "llvm.x86.bmi.bextr.32" => "__builtin_ia32_bextr_u32",
7420     "llvm.x86.bmi.bextr.64" => "__builtin_ia32_bextr_u64",
7421     "llvm.x86.bmi.bzhi.32" => "__builtin_ia32_bzhi_si",
7422     "llvm.x86.bmi.bzhi.64" => "__builtin_ia32_bzhi_di",
7423     "llvm.x86.bmi.pdep.32" => "__builtin_ia32_pdep_si",
7424     "llvm.x86.bmi.pdep.64" => "__builtin_ia32_pdep_di",
7425     "llvm.x86.bmi.pext.32" => "__builtin_ia32_pext_si",
7426     "llvm.x86.bmi.pext.64" => "__builtin_ia32_pext_di",
7427     "llvm.x86.cldemote" => "__builtin_ia32_cldemote",
7428     "llvm.x86.clflushopt" => "__builtin_ia32_clflushopt",
7429     "llvm.x86.clrssbsy" => "__builtin_ia32_clrssbsy",
7430     "llvm.x86.clui" => "__builtin_ia32_clui",
7431     "llvm.x86.clwb" => "__builtin_ia32_clwb",
7432     "llvm.x86.clzero" => "__builtin_ia32_clzero",
7433     "llvm.x86.cmpccxadd32" => "__builtin_ia32_cmpccxadd32",
7434     "llvm.x86.cmpccxadd64" => "__builtin_ia32_cmpccxadd64",
7435     "llvm.x86.directstore32" => "__builtin_ia32_directstore_u32",
7436     "llvm.x86.directstore64" => "__builtin_ia32_directstore_u64",
7437     "llvm.x86.enqcmd" => "__builtin_ia32_enqcmd",
7438     "llvm.x86.enqcmds" => "__builtin_ia32_enqcmds",
7439     "llvm.x86.flags.read.u32" => "__builtin_ia32_readeflags_u32",
7440     "llvm.x86.flags.read.u64" => "__builtin_ia32_readeflags_u64",
7441     "llvm.x86.flags.write.u32" => "__builtin_ia32_writeeflags_u32",
7442     "llvm.x86.flags.write.u64" => "__builtin_ia32_writeeflags_u64",
7443     "llvm.x86.fma.mask.vfmadd.pd.512" => "__builtin_ia32_vfmaddpd512_mask",
7444     "llvm.x86.fma.mask.vfmadd.ps.512" => "__builtin_ia32_vfmaddps512_mask",
7445     "llvm.x86.fma.mask.vfmaddsub.pd.512" => "__builtin_ia32_vfmaddsubpd512_mask",
7446     "llvm.x86.fma.mask.vfmaddsub.ps.512" => "__builtin_ia32_vfmaddsubps512_mask",
7447     "llvm.x86.fma.mask.vfmsub.pd.512" => "__builtin_ia32_vfmsubpd512_mask",
7448     "llvm.x86.fma.mask.vfmsub.ps.512" => "__builtin_ia32_vfmsubps512_mask",
7449     "llvm.x86.fma.mask.vfmsubadd.pd.512" => "__builtin_ia32_vfmsubaddpd512_mask",
7450     "llvm.x86.fma.mask.vfmsubadd.ps.512" => "__builtin_ia32_vfmsubaddps512_mask",
7451     "llvm.x86.fma.mask.vfnmadd.pd.512" => "__builtin_ia32_vfnmaddpd512_mask",
7452     "llvm.x86.fma.mask.vfnmadd.ps.512" => "__builtin_ia32_vfnmaddps512_mask",
7453     "llvm.x86.fma.mask.vfnmsub.pd.512" => "__builtin_ia32_vfnmsubpd512_mask",
7454     "llvm.x86.fma.mask.vfnmsub.ps.512" => "__builtin_ia32_vfnmsubps512_mask",
7455     "llvm.x86.fma.vfmadd.pd" => "__builtin_ia32_vfmaddpd",
7456     "llvm.x86.fma.vfmadd.pd.256" => "__builtin_ia32_vfmaddpd256",
7457     "llvm.x86.fma.vfmadd.ps" => "__builtin_ia32_vfmaddps",
7458     "llvm.x86.fma.vfmadd.ps.256" => "__builtin_ia32_vfmaddps256",
7459     "llvm.x86.fma.vfmadd.sd" => "__builtin_ia32_vfmaddsd",
7460     "llvm.x86.fma.vfmadd.ss" => "__builtin_ia32_vfmaddss",
7461     "llvm.x86.fma.vfmaddsub.pd" => "__builtin_ia32_vfmaddsubpd",
7462     "llvm.x86.fma.vfmaddsub.pd.256" => "__builtin_ia32_vfmaddsubpd256",
7463     "llvm.x86.fma.vfmaddsub.ps" => "__builtin_ia32_vfmaddsubps",
7464     "llvm.x86.fma.vfmaddsub.ps.256" => "__builtin_ia32_vfmaddsubps256",
7465     "llvm.x86.fma.vfmsub.pd" => "__builtin_ia32_vfmsubpd",
7466     "llvm.x86.fma.vfmsub.pd.256" => "__builtin_ia32_vfmsubpd256",
7467     "llvm.x86.fma.vfmsub.ps" => "__builtin_ia32_vfmsubps",
7468     "llvm.x86.fma.vfmsub.ps.256" => "__builtin_ia32_vfmsubps256",
7469     "llvm.x86.fma.vfmsub.sd" => "__builtin_ia32_vfmsubsd",
7470     "llvm.x86.fma.vfmsub.ss" => "__builtin_ia32_vfmsubss",
7471     "llvm.x86.fma.vfmsubadd.pd" => "__builtin_ia32_vfmsubaddpd",
7472     "llvm.x86.fma.vfmsubadd.pd.256" => "__builtin_ia32_vfmsubaddpd256",
7473     "llvm.x86.fma.vfmsubadd.ps" => "__builtin_ia32_vfmsubaddps",
7474     "llvm.x86.fma.vfmsubadd.ps.256" => "__builtin_ia32_vfmsubaddps256",
7475     "llvm.x86.fma.vfnmadd.pd" => "__builtin_ia32_vfnmaddpd",
7476     "llvm.x86.fma.vfnmadd.pd.256" => "__builtin_ia32_vfnmaddpd256",
7477     "llvm.x86.fma.vfnmadd.ps" => "__builtin_ia32_vfnmaddps",
7478     "llvm.x86.fma.vfnmadd.ps.256" => "__builtin_ia32_vfnmaddps256",
7479     "llvm.x86.fma.vfnmadd.sd" => "__builtin_ia32_vfnmaddsd",
7480     "llvm.x86.fma.vfnmadd.ss" => "__builtin_ia32_vfnmaddss",
7481     "llvm.x86.fma.vfnmsub.pd" => "__builtin_ia32_vfnmsubpd",
7482     "llvm.x86.fma.vfnmsub.pd.256" => "__builtin_ia32_vfnmsubpd256",
7483     "llvm.x86.fma.vfnmsub.ps" => "__builtin_ia32_vfnmsubps",
7484     "llvm.x86.fma.vfnmsub.ps.256" => "__builtin_ia32_vfnmsubps256",
7485     "llvm.x86.fma.vfnmsub.sd" => "__builtin_ia32_vfnmsubsd",
7486     "llvm.x86.fma.vfnmsub.ss" => "__builtin_ia32_vfnmsubss",
7487     "llvm.x86.fxrstor" => "__builtin_ia32_fxrstor",
7488     "llvm.x86.fxrstor64" => "__builtin_ia32_fxrstor64",
7489     "llvm.x86.fxsave" => "__builtin_ia32_fxsave",
7490     "llvm.x86.fxsave64" => "__builtin_ia32_fxsave64",
7491     "llvm.x86.incsspd" => "__builtin_ia32_incsspd",
7492     "llvm.x86.incsspq" => "__builtin_ia32_incsspq",
7493     "llvm.x86.invpcid" => "__builtin_ia32_invpcid",
7494     "llvm.x86.ldtilecfg" => "__builtin_ia32_tile_loadconfig",
7495     "llvm.x86.ldtilecfg.internal" => "__builtin_ia32_tile_loadconfig_internal",
7496     "llvm.x86.llwpcb" => "__builtin_ia32_llwpcb",
7497     "llvm.x86.loadiwkey" => "__builtin_ia32_loadiwkey",
7498     "llvm.x86.lwpins32" => "__builtin_ia32_lwpins32",
7499     "llvm.x86.lwpins64" => "__builtin_ia32_lwpins64",
7500     "llvm.x86.lwpval32" => "__builtin_ia32_lwpval32",
7501     "llvm.x86.lwpval64" => "__builtin_ia32_lwpval64",
7502     "llvm.x86.mmx.emms" => "__builtin_ia32_emms",
7503     "llvm.x86.mmx.femms" => "__builtin_ia32_femms",
7504     "llvm.x86.mmx.maskmovq" => "__builtin_ia32_maskmovq",
7505     "llvm.x86.mmx.movnt.dq" => "__builtin_ia32_movntq",
7506     "llvm.x86.mmx.packssdw" => "__builtin_ia32_packssdw",
7507     "llvm.x86.mmx.packsswb" => "__builtin_ia32_packsswb",
7508     "llvm.x86.mmx.packuswb" => "__builtin_ia32_packuswb",
7509     "llvm.x86.mmx.padd.b" => "__builtin_ia32_paddb",
7510     "llvm.x86.mmx.padd.d" => "__builtin_ia32_paddd",
7511     "llvm.x86.mmx.padd.q" => "__builtin_ia32_paddq",
7512     "llvm.x86.mmx.padd.w" => "__builtin_ia32_paddw",
7513     "llvm.x86.mmx.padds.b" => "__builtin_ia32_paddsb",
7514     "llvm.x86.mmx.padds.w" => "__builtin_ia32_paddsw",
7515     "llvm.x86.mmx.paddus.b" => "__builtin_ia32_paddusb",
7516     "llvm.x86.mmx.paddus.w" => "__builtin_ia32_paddusw",
7517     "llvm.x86.mmx.palignr.b" => "__builtin_ia32_palignr",
7518     "llvm.x86.mmx.pand" => "__builtin_ia32_pand",
7519     "llvm.x86.mmx.pandn" => "__builtin_ia32_pandn",
7520     "llvm.x86.mmx.pavg.b" => "__builtin_ia32_pavgb",
7521     "llvm.x86.mmx.pavg.w" => "__builtin_ia32_pavgw",
7522     "llvm.x86.mmx.pcmpeq.b" => "__builtin_ia32_pcmpeqb",
7523     "llvm.x86.mmx.pcmpeq.d" => "__builtin_ia32_pcmpeqd",
7524     "llvm.x86.mmx.pcmpeq.w" => "__builtin_ia32_pcmpeqw",
7525     "llvm.x86.mmx.pcmpgt.b" => "__builtin_ia32_pcmpgtb",
7526     "llvm.x86.mmx.pcmpgt.d" => "__builtin_ia32_pcmpgtd",
7527     "llvm.x86.mmx.pcmpgt.w" => "__builtin_ia32_pcmpgtw",
7528     "llvm.x86.mmx.pextr.w" => "__builtin_ia32_vec_ext_v4hi",
7529     "llvm.x86.mmx.pinsr.w" => "__builtin_ia32_vec_set_v4hi",
7530     "llvm.x86.mmx.pmadd.wd" => "__builtin_ia32_pmaddwd",
7531     "llvm.x86.mmx.pmaxs.w" => "__builtin_ia32_pmaxsw",
7532     "llvm.x86.mmx.pmaxu.b" => "__builtin_ia32_pmaxub",
7533     "llvm.x86.mmx.pmins.w" => "__builtin_ia32_pminsw",
7534     "llvm.x86.mmx.pminu.b" => "__builtin_ia32_pminub",
7535     "llvm.x86.mmx.pmovmskb" => "__builtin_ia32_pmovmskb",
7536     "llvm.x86.mmx.pmulh.w" => "__builtin_ia32_pmulhw",
7537     "llvm.x86.mmx.pmulhu.w" => "__builtin_ia32_pmulhuw",
7538     "llvm.x86.mmx.pmull.w" => "__builtin_ia32_pmullw",
7539     "llvm.x86.mmx.pmulu.dq" => "__builtin_ia32_pmuludq",
7540     "llvm.x86.mmx.por" => "__builtin_ia32_por",
7541     "llvm.x86.mmx.psad.bw" => "__builtin_ia32_psadbw",
7542     "llvm.x86.mmx.psll.d" => "__builtin_ia32_pslld",
7543     "llvm.x86.mmx.psll.q" => "__builtin_ia32_psllq",
7544     "llvm.x86.mmx.psll.w" => "__builtin_ia32_psllw",
7545     "llvm.x86.mmx.pslli.d" => "__builtin_ia32_pslldi",
7546     "llvm.x86.mmx.pslli.q" => "__builtin_ia32_psllqi",
7547     "llvm.x86.mmx.pslli.w" => "__builtin_ia32_psllwi",
7548     "llvm.x86.mmx.psra.d" => "__builtin_ia32_psrad",
7549     "llvm.x86.mmx.psra.w" => "__builtin_ia32_psraw",
7550     "llvm.x86.mmx.psrai.d" => "__builtin_ia32_psradi",
7551     "llvm.x86.mmx.psrai.w" => "__builtin_ia32_psrawi",
7552     "llvm.x86.mmx.psrl.d" => "__builtin_ia32_psrld",
7553     "llvm.x86.mmx.psrl.q" => "__builtin_ia32_psrlq",
7554     "llvm.x86.mmx.psrl.w" => "__builtin_ia32_psrlw",
7555     "llvm.x86.mmx.psrli.d" => "__builtin_ia32_psrldi",
7556     "llvm.x86.mmx.psrli.q" => "__builtin_ia32_psrlqi",
7557     "llvm.x86.mmx.psrli.w" => "__builtin_ia32_psrlwi",
7558     "llvm.x86.mmx.psub.b" => "__builtin_ia32_psubb",
7559     "llvm.x86.mmx.psub.d" => "__builtin_ia32_psubd",
7560     "llvm.x86.mmx.psub.q" => "__builtin_ia32_psubq",
7561     "llvm.x86.mmx.psub.w" => "__builtin_ia32_psubw",
7562     "llvm.x86.mmx.psubs.b" => "__builtin_ia32_psubsb",
7563     "llvm.x86.mmx.psubs.w" => "__builtin_ia32_psubsw",
7564     "llvm.x86.mmx.psubus.b" => "__builtin_ia32_psubusb",
7565     "llvm.x86.mmx.psubus.w" => "__builtin_ia32_psubusw",
7566     "llvm.x86.mmx.punpckhbw" => "__builtin_ia32_punpckhbw",
7567     "llvm.x86.mmx.punpckhdq" => "__builtin_ia32_punpckhdq",
7568     "llvm.x86.mmx.punpckhwd" => "__builtin_ia32_punpckhwd",
7569     "llvm.x86.mmx.punpcklbw" => "__builtin_ia32_punpcklbw",
7570     "llvm.x86.mmx.punpckldq" => "__builtin_ia32_punpckldq",
7571     "llvm.x86.mmx.punpcklwd" => "__builtin_ia32_punpcklwd",
7572     "llvm.x86.mmx.pxor" => "__builtin_ia32_pxor",
7573     "llvm.x86.monitorx" => "__builtin_ia32_monitorx",
7574     "llvm.x86.movdir64b" => "__builtin_ia32_movdir64b",
7575     "llvm.x86.mwaitx" => "__builtin_ia32_mwaitx",
7576     "llvm.x86.pclmulqdq" => "__builtin_ia32_pclmulqdq128",
7577     "llvm.x86.pclmulqdq.256" => "__builtin_ia32_pclmulqdq256",
7578     "llvm.x86.pclmulqdq.512" => "__builtin_ia32_pclmulqdq512",
7579     "llvm.x86.ptwrite32" => "__builtin_ia32_ptwrite32",
7580     "llvm.x86.ptwrite64" => "__builtin_ia32_ptwrite64",
7581     "llvm.x86.rdfsbase.32" => "__builtin_ia32_rdfsbase32",
7582     "llvm.x86.rdfsbase.64" => "__builtin_ia32_rdfsbase64",
7583     "llvm.x86.rdgsbase.32" => "__builtin_ia32_rdgsbase32",
7584     "llvm.x86.rdgsbase.64" => "__builtin_ia32_rdgsbase64",
7585     "llvm.x86.rdpid" => "__builtin_ia32_rdpid",
7586     "llvm.x86.rdpkru" => "__builtin_ia32_rdpkru",
7587     "llvm.x86.rdpmc" => "__builtin_ia32_rdpmc",
7588     "llvm.x86.rdpru" => "__builtin_ia32_rdpru",
7589     "llvm.x86.rdsspd" => "__builtin_ia32_rdsspd",
7590     "llvm.x86.rdsspq" => "__builtin_ia32_rdsspq",
7591     "llvm.x86.rdtsc" => "__builtin_ia32_rdtsc",
7592     "llvm.x86.rdtscp" => "__builtin_ia32_rdtscp",
7593     "llvm.x86.rstorssp" => "__builtin_ia32_rstorssp",
7594     "llvm.x86.saveprevssp" => "__builtin_ia32_saveprevssp",
7595     "llvm.x86.senduipi" => "__builtin_ia32_senduipi",
7596     "llvm.x86.serialize" => "__builtin_ia32_serialize",
7597     "llvm.x86.setssbsy" => "__builtin_ia32_setssbsy",
7598     "llvm.x86.sha1msg1" => "__builtin_ia32_sha1msg1",
7599     "llvm.x86.sha1msg2" => "__builtin_ia32_sha1msg2",
7600     "llvm.x86.sha1nexte" => "__builtin_ia32_sha1nexte",
7601     "llvm.x86.sha1rnds4" => "__builtin_ia32_sha1rnds4",
7602     "llvm.x86.sha256msg1" => "__builtin_ia32_sha256msg1",
7603     "llvm.x86.sha256msg2" => "__builtin_ia32_sha256msg2",
7604     "llvm.x86.sha256rnds2" => "__builtin_ia32_sha256rnds2",
7605     "llvm.x86.slwpcb" => "__builtin_ia32_slwpcb",
7606     "llvm.x86.sse.add.ss" => "__builtin_ia32_addss",
7607     "llvm.x86.sse.cmp.ps" => "__builtin_ia32_cmpps",
7608     "llvm.x86.sse.cmp.ss" => "__builtin_ia32_cmpss",
7609     "llvm.x86.sse.comieq.ss" => "__builtin_ia32_comieq",
7610     "llvm.x86.sse.comige.ss" => "__builtin_ia32_comige",
7611     "llvm.x86.sse.comigt.ss" => "__builtin_ia32_comigt",
7612     "llvm.x86.sse.comile.ss" => "__builtin_ia32_comile",
7613     "llvm.x86.sse.comilt.ss" => "__builtin_ia32_comilt",
7614     "llvm.x86.sse.comineq.ss" => "__builtin_ia32_comineq",
7615     "llvm.x86.sse.cvtpd2pi" => "__builtin_ia32_cvtpd2pi",
7616     "llvm.x86.sse.cvtpi2pd" => "__builtin_ia32_cvtpi2pd",
7617     "llvm.x86.sse.cvtpi2ps" => "__builtin_ia32_cvtpi2ps",
7618     "llvm.x86.sse.cvtps2pi" => "__builtin_ia32_cvtps2pi",
7619     "llvm.x86.sse.cvtsi2ss" => "__builtin_ia32_cvtsi2ss",
7620     "llvm.x86.sse.cvtsi642ss" => "__builtin_ia32_cvtsi642ss",
7621     "llvm.x86.sse.cvtss2si" => "__builtin_ia32_cvtss2si",
7622     "llvm.x86.sse.cvtss2si64" => "__builtin_ia32_cvtss2si64",
7623     "llvm.x86.sse.cvttpd2pi" => "__builtin_ia32_cvttpd2pi",
7624     "llvm.x86.sse.cvttps2pi" => "__builtin_ia32_cvttps2pi",
7625     "llvm.x86.sse.cvttss2si" => "__builtin_ia32_cvttss2si",
7626     "llvm.x86.sse.cvttss2si64" => "__builtin_ia32_cvttss2si64",
7627     "llvm.x86.sse.div.ss" => "__builtin_ia32_divss",
7628     "llvm.x86.sse.max.ps" => "__builtin_ia32_maxps",
7629     "llvm.x86.sse.max.ss" => "__builtin_ia32_maxss",
7630     "llvm.x86.sse.min.ps" => "__builtin_ia32_minps",
7631     "llvm.x86.sse.min.ss" => "__builtin_ia32_minss",
7632     "llvm.x86.sse.movmsk.ps" => "__builtin_ia32_movmskps",
7633     "llvm.x86.sse.mul.ss" => "__builtin_ia32_mulss",
7634     "llvm.x86.sse.pshuf.w" => "__builtin_ia32_pshufw",
7635     "llvm.x86.sse.rcp.ps" => "__builtin_ia32_rcpps",
7636     "llvm.x86.sse.rcp.ss" => "__builtin_ia32_rcpss",
7637     "llvm.x86.sse.rsqrt.ps" => "__builtin_ia32_rsqrtps",
7638     "llvm.x86.sse.rsqrt.ss" => "__builtin_ia32_rsqrtss",
7639     "llvm.x86.sse.sfence" => "__builtin_ia32_sfence",
7640     "llvm.x86.sse.sqrt.ps" => "__builtin_ia32_sqrtps",
7641     "llvm.x86.sse.sqrt.ss" => "__builtin_ia32_sqrtss",
7642     "llvm.x86.sse.storeu.ps" => "__builtin_ia32_storeups",
7643     "llvm.x86.sse.sub.ss" => "__builtin_ia32_subss",
7644     "llvm.x86.sse.ucomieq.ss" => "__builtin_ia32_ucomieq",
7645     "llvm.x86.sse.ucomige.ss" => "__builtin_ia32_ucomige",
7646     "llvm.x86.sse.ucomigt.ss" => "__builtin_ia32_ucomigt",
7647     "llvm.x86.sse.ucomile.ss" => "__builtin_ia32_ucomile",
7648     "llvm.x86.sse.ucomilt.ss" => "__builtin_ia32_ucomilt",
7649     "llvm.x86.sse.ucomineq.ss" => "__builtin_ia32_ucomineq",
7650     "llvm.x86.sse2.add.sd" => "__builtin_ia32_addsd",
7651     "llvm.x86.sse2.clflush" => "__builtin_ia32_clflush",
7652     "llvm.x86.sse2.cmp.pd" => "__builtin_ia32_cmppd",
7653     "llvm.x86.sse2.cmp.sd" => "__builtin_ia32_cmpsd",
7654     "llvm.x86.sse2.comieq.sd" => "__builtin_ia32_comisdeq",
7655     "llvm.x86.sse2.comige.sd" => "__builtin_ia32_comisdge",
7656     "llvm.x86.sse2.comigt.sd" => "__builtin_ia32_comisdgt",
7657     "llvm.x86.sse2.comile.sd" => "__builtin_ia32_comisdle",
7658     "llvm.x86.sse2.comilt.sd" => "__builtin_ia32_comisdlt",
7659     "llvm.x86.sse2.comineq.sd" => "__builtin_ia32_comisdneq",
7660     "llvm.x86.sse2.cvtdq2pd" => "__builtin_ia32_cvtdq2pd",
7661     "llvm.x86.sse2.cvtdq2ps" => "__builtin_ia32_cvtdq2ps",
7662     "llvm.x86.sse2.cvtpd2dq" => "__builtin_ia32_cvtpd2dq",
7663     "llvm.x86.sse2.cvtpd2ps" => "__builtin_ia32_cvtpd2ps",
7664     "llvm.x86.sse2.cvtps2dq" => "__builtin_ia32_cvtps2dq",
7665     "llvm.x86.sse2.cvtps2pd" => "__builtin_ia32_cvtps2pd",
7666     "llvm.x86.sse2.cvtsd2si" => "__builtin_ia32_cvtsd2si",
7667     "llvm.x86.sse2.cvtsd2si64" => "__builtin_ia32_cvtsd2si64",
7668     "llvm.x86.sse2.cvtsd2ss" => "__builtin_ia32_cvtsd2ss",
7669     "llvm.x86.sse2.cvtsi2sd" => "__builtin_ia32_cvtsi2sd",
7670     "llvm.x86.sse2.cvtsi642sd" => "__builtin_ia32_cvtsi642sd",
7671     "llvm.x86.sse2.cvtss2sd" => "__builtin_ia32_cvtss2sd",
7672     "llvm.x86.sse2.cvttpd2dq" => "__builtin_ia32_cvttpd2dq",
7673     "llvm.x86.sse2.cvttps2dq" => "__builtin_ia32_cvttps2dq",
7674     "llvm.x86.sse2.cvttsd2si" => "__builtin_ia32_cvttsd2si",
7675     "llvm.x86.sse2.cvttsd2si64" => "__builtin_ia32_cvttsd2si64",
7676     "llvm.x86.sse2.div.sd" => "__builtin_ia32_divsd",
7677     "llvm.x86.sse2.lfence" => "__builtin_ia32_lfence",
7678     "llvm.x86.sse2.maskmov.dqu" => "__builtin_ia32_maskmovdqu",
7679     "llvm.x86.sse2.max.pd" => "__builtin_ia32_maxpd",
7680     "llvm.x86.sse2.max.sd" => "__builtin_ia32_maxsd",
7681     "llvm.x86.sse2.mfence" => "__builtin_ia32_mfence",
7682     "llvm.x86.sse2.min.pd" => "__builtin_ia32_minpd",
7683     "llvm.x86.sse2.min.sd" => "__builtin_ia32_minsd",
7684     "llvm.x86.sse2.movmsk.pd" => "__builtin_ia32_movmskpd",
7685     "llvm.x86.sse2.mul.sd" => "__builtin_ia32_mulsd",
7686     "llvm.x86.sse2.packssdw.128" => "__builtin_ia32_packssdw128",
7687     "llvm.x86.sse2.packsswb.128" => "__builtin_ia32_packsswb128",
7688     "llvm.x86.sse2.packuswb.128" => "__builtin_ia32_packuswb128",
7689     "llvm.x86.sse2.padds.b" => "__builtin_ia32_paddsb128",
7690     "llvm.x86.sse2.padds.w" => "__builtin_ia32_paddsw128",
7691     "llvm.x86.sse2.paddus.b" => "__builtin_ia32_paddusb128",
7692     "llvm.x86.sse2.paddus.w" => "__builtin_ia32_paddusw128",
7693     "llvm.x86.sse2.pause" => "__builtin_ia32_pause",
7694     "llvm.x86.sse2.pavg.b" => "__builtin_ia32_pavgb128",
7695     "llvm.x86.sse2.pavg.w" => "__builtin_ia32_pavgw128",
7696     "llvm.x86.sse2.pmadd.wd" => "__builtin_ia32_pmaddwd128",
7697     "llvm.x86.sse2.pmaxs.w" => "__builtin_ia32_pmaxsw128",
7698     "llvm.x86.sse2.pmaxu.b" => "__builtin_ia32_pmaxub128",
7699     "llvm.x86.sse2.pmins.w" => "__builtin_ia32_pminsw128",
7700     "llvm.x86.sse2.pminu.b" => "__builtin_ia32_pminub128",
7701     "llvm.x86.sse2.pmovmskb.128" => "__builtin_ia32_pmovmskb128",
7702     "llvm.x86.sse2.pmulh.w" => "__builtin_ia32_pmulhw128",
7703     "llvm.x86.sse2.pmulhu.w" => "__builtin_ia32_pmulhuw128",
7704     "llvm.x86.sse2.pmulu.dq" => "__builtin_ia32_pmuludq128",
7705     "llvm.x86.sse2.psad.bw" => "__builtin_ia32_psadbw128",
7706     "llvm.x86.sse2.pshuf.d" => "__builtin_ia32_pshufd",
7707     "llvm.x86.sse2.pshufh.w" => "__builtin_ia32_pshufhw",
7708     "llvm.x86.sse2.pshufl.w" => "__builtin_ia32_pshuflw",
7709     "llvm.x86.sse2.psll.d" => "__builtin_ia32_pslld128",
7710     "llvm.x86.sse2.psll.dq" => "__builtin_ia32_pslldqi128",
7711     "llvm.x86.sse2.psll.dq.bs" => "__builtin_ia32_pslldqi128_byteshift",
7712     "llvm.x86.sse2.psll.q" => "__builtin_ia32_psllq128",
7713     "llvm.x86.sse2.psll.w" => "__builtin_ia32_psllw128",
7714     "llvm.x86.sse2.pslli.d" => "__builtin_ia32_pslldi128",
7715     "llvm.x86.sse2.pslli.q" => "__builtin_ia32_psllqi128",
7716     "llvm.x86.sse2.pslli.w" => "__builtin_ia32_psllwi128",
7717     "llvm.x86.sse2.psra.d" => "__builtin_ia32_psrad128",
7718     "llvm.x86.sse2.psra.w" => "__builtin_ia32_psraw128",
7719     "llvm.x86.sse2.psrai.d" => "__builtin_ia32_psradi128",
7720     "llvm.x86.sse2.psrai.w" => "__builtin_ia32_psrawi128",
7721     "llvm.x86.sse2.psrl.d" => "__builtin_ia32_psrld128",
7722     "llvm.x86.sse2.psrl.dq" => "__builtin_ia32_psrldqi128",
7723     "llvm.x86.sse2.psrl.dq.bs" => "__builtin_ia32_psrldqi128_byteshift",
7724     "llvm.x86.sse2.psrl.q" => "__builtin_ia32_psrlq128",
7725     "llvm.x86.sse2.psrl.w" => "__builtin_ia32_psrlw128",
7726     "llvm.x86.sse2.psrli.d" => "__builtin_ia32_psrldi128",
7727     "llvm.x86.sse2.psrli.q" => "__builtin_ia32_psrlqi128",
7728     "llvm.x86.sse2.psrli.w" => "__builtin_ia32_psrlwi128",
7729     "llvm.x86.sse2.psubs.b" => "__builtin_ia32_psubsb128",
7730     "llvm.x86.sse2.psubs.w" => "__builtin_ia32_psubsw128",
7731     "llvm.x86.sse2.psubus.b" => "__builtin_ia32_psubusb128",
7732     "llvm.x86.sse2.psubus.w" => "__builtin_ia32_psubusw128",
7733     "llvm.x86.sse2.sqrt.pd" => "__builtin_ia32_sqrtpd",
7734     "llvm.x86.sse2.sqrt.sd" => "__builtin_ia32_sqrtsd",
7735     "llvm.x86.sse2.storel.dq" => "__builtin_ia32_storelv4si",
7736     "llvm.x86.sse2.storeu.dq" => "__builtin_ia32_storedqu",
7737     "llvm.x86.sse2.storeu.pd" => "__builtin_ia32_storeupd",
7738     "llvm.x86.sse2.sub.sd" => "__builtin_ia32_subsd",
7739     "llvm.x86.sse2.ucomieq.sd" => "__builtin_ia32_ucomisdeq",
7740     "llvm.x86.sse2.ucomige.sd" => "__builtin_ia32_ucomisdge",
7741     "llvm.x86.sse2.ucomigt.sd" => "__builtin_ia32_ucomisdgt",
7742     "llvm.x86.sse2.ucomile.sd" => "__builtin_ia32_ucomisdle",
7743     "llvm.x86.sse2.ucomilt.sd" => "__builtin_ia32_ucomisdlt",
7744     "llvm.x86.sse2.ucomineq.sd" => "__builtin_ia32_ucomisdneq",
7745     "llvm.x86.sse3.addsub.pd" => "__builtin_ia32_addsubpd",
7746     "llvm.x86.sse3.addsub.ps" => "__builtin_ia32_addsubps",
7747     "llvm.x86.sse3.hadd.pd" => "__builtin_ia32_haddpd",
7748     "llvm.x86.sse3.hadd.ps" => "__builtin_ia32_haddps",
7749     "llvm.x86.sse3.hsub.pd" => "__builtin_ia32_hsubpd",
7750     "llvm.x86.sse3.hsub.ps" => "__builtin_ia32_hsubps",
7751     "llvm.x86.sse3.ldu.dq" => "__builtin_ia32_lddqu",
7752     "llvm.x86.sse3.monitor" => "__builtin_ia32_monitor",
7753     "llvm.x86.sse3.mwait" => "__builtin_ia32_mwait",
7754     "llvm.x86.sse41.blendpd" => "__builtin_ia32_blendpd",
7755     "llvm.x86.sse41.blendps" => "__builtin_ia32_blendps",
7756     "llvm.x86.sse41.blendvpd" => "__builtin_ia32_blendvpd",
7757     "llvm.x86.sse41.blendvps" => "__builtin_ia32_blendvps",
7758     "llvm.x86.sse41.dppd" => "__builtin_ia32_dppd",
7759     "llvm.x86.sse41.dpps" => "__builtin_ia32_dpps",
7760     "llvm.x86.sse41.extractps" => "__builtin_ia32_extractps128",
7761     "llvm.x86.sse41.insertps" => "__builtin_ia32_insertps128",
7762     "llvm.x86.sse41.movntdqa" => "__builtin_ia32_movntdqa",
7763     "llvm.x86.sse41.mpsadbw" => "__builtin_ia32_mpsadbw128",
7764     "llvm.x86.sse41.packusdw" => "__builtin_ia32_packusdw128",
7765     "llvm.x86.sse41.pblendvb" => "__builtin_ia32_pblendvb128",
7766     "llvm.x86.sse41.pblendw" => "__builtin_ia32_pblendw128",
7767     "llvm.x86.sse41.phminposuw" => "__builtin_ia32_phminposuw128",
7768     "llvm.x86.sse41.pmaxsb" => "__builtin_ia32_pmaxsb128",
7769     "llvm.x86.sse41.pmaxsd" => "__builtin_ia32_pmaxsd128",
7770     "llvm.x86.sse41.pmaxud" => "__builtin_ia32_pmaxud128",
7771     "llvm.x86.sse41.pmaxuw" => "__builtin_ia32_pmaxuw128",
7772     "llvm.x86.sse41.pminsb" => "__builtin_ia32_pminsb128",
7773     "llvm.x86.sse41.pminsd" => "__builtin_ia32_pminsd128",
7774     "llvm.x86.sse41.pminud" => "__builtin_ia32_pminud128",
7775     "llvm.x86.sse41.pminuw" => "__builtin_ia32_pminuw128",
7776     "llvm.x86.sse41.pmovsxbd" => "__builtin_ia32_pmovsxbd128",
7777     "llvm.x86.sse41.pmovsxbq" => "__builtin_ia32_pmovsxbq128",
7778     "llvm.x86.sse41.pmovsxbw" => "__builtin_ia32_pmovsxbw128",
7779     "llvm.x86.sse41.pmovsxdq" => "__builtin_ia32_pmovsxdq128",
7780     "llvm.x86.sse41.pmovsxwd" => "__builtin_ia32_pmovsxwd128",
7781     "llvm.x86.sse41.pmovsxwq" => "__builtin_ia32_pmovsxwq128",
7782     "llvm.x86.sse41.pmovzxbd" => "__builtin_ia32_pmovzxbd128",
7783     "llvm.x86.sse41.pmovzxbq" => "__builtin_ia32_pmovzxbq128",
7784     "llvm.x86.sse41.pmovzxbw" => "__builtin_ia32_pmovzxbw128",
7785     "llvm.x86.sse41.pmovzxdq" => "__builtin_ia32_pmovzxdq128",
7786     "llvm.x86.sse41.pmovzxwd" => "__builtin_ia32_pmovzxwd128",
7787     "llvm.x86.sse41.pmovzxwq" => "__builtin_ia32_pmovzxwq128",
7788     "llvm.x86.sse41.pmuldq" => "__builtin_ia32_pmuldq128",
7789     "llvm.x86.sse41.ptestc" => "__builtin_ia32_ptestc128",
7790     "llvm.x86.sse41.ptestnzc" => "__builtin_ia32_ptestnzc128",
7791     "llvm.x86.sse41.ptestz" => "__builtin_ia32_ptestz128",
7792     "llvm.x86.sse41.round.pd" => "__builtin_ia32_roundpd",
7793     "llvm.x86.sse41.round.ps" => "__builtin_ia32_roundps",
7794     "llvm.x86.sse41.round.sd" => "__builtin_ia32_roundsd",
7795     "llvm.x86.sse41.round.ss" => "__builtin_ia32_roundss",
7796     "llvm.x86.sse42.crc32.32.16" => "__builtin_ia32_crc32hi",
7797     "llvm.x86.sse42.crc32.32.32" => "__builtin_ia32_crc32si",
7798     "llvm.x86.sse42.crc32.32.8" => "__builtin_ia32_crc32qi",
7799     "llvm.x86.sse42.crc32.64.64" => "__builtin_ia32_crc32di",
7800     "llvm.x86.sse42.pcmpestri128" => "__builtin_ia32_pcmpestri128",
7801     "llvm.x86.sse42.pcmpestria128" => "__builtin_ia32_pcmpestria128",
7802     "llvm.x86.sse42.pcmpestric128" => "__builtin_ia32_pcmpestric128",
7803     "llvm.x86.sse42.pcmpestrio128" => "__builtin_ia32_pcmpestrio128",
7804     "llvm.x86.sse42.pcmpestris128" => "__builtin_ia32_pcmpestris128",
7805     "llvm.x86.sse42.pcmpestriz128" => "__builtin_ia32_pcmpestriz128",
7806     "llvm.x86.sse42.pcmpestrm128" => "__builtin_ia32_pcmpestrm128",
7807     "llvm.x86.sse42.pcmpistri128" => "__builtin_ia32_pcmpistri128",
7808     "llvm.x86.sse42.pcmpistria128" => "__builtin_ia32_pcmpistria128",
7809     "llvm.x86.sse42.pcmpistric128" => "__builtin_ia32_pcmpistric128",
7810     "llvm.x86.sse42.pcmpistrio128" => "__builtin_ia32_pcmpistrio128",
7811     "llvm.x86.sse42.pcmpistris128" => "__builtin_ia32_pcmpistris128",
7812     "llvm.x86.sse42.pcmpistriz128" => "__builtin_ia32_pcmpistriz128",
7813     "llvm.x86.sse42.pcmpistrm128" => "__builtin_ia32_pcmpistrm128",
7814     "llvm.x86.sse4a.extrq" => "__builtin_ia32_extrq",
7815     "llvm.x86.sse4a.extrqi" => "__builtin_ia32_extrqi",
7816     "llvm.x86.sse4a.insertq" => "__builtin_ia32_insertq",
7817     "llvm.x86.sse4a.insertqi" => "__builtin_ia32_insertqi",
7818     "llvm.x86.sse4a.movnt.sd" => "__builtin_ia32_movntsd",
7819     "llvm.x86.sse4a.movnt.ss" => "__builtin_ia32_movntss",
7820     "llvm.x86.ssse3.pabs.b" => "__builtin_ia32_pabsb",
7821     "llvm.x86.ssse3.pabs.b.128" => "__builtin_ia32_pabsb128",
7822     "llvm.x86.ssse3.pabs.d" => "__builtin_ia32_pabsd",
7823     "llvm.x86.ssse3.pabs.d.128" => "__builtin_ia32_pabsd128",
7824     "llvm.x86.ssse3.pabs.w" => "__builtin_ia32_pabsw",
7825     "llvm.x86.ssse3.pabs.w.128" => "__builtin_ia32_pabsw128",
7826     "llvm.x86.ssse3.phadd.d" => "__builtin_ia32_phaddd",
7827     "llvm.x86.ssse3.phadd.d.128" => "__builtin_ia32_phaddd128",
7828     "llvm.x86.ssse3.phadd.sw" => "__builtin_ia32_phaddsw",
7829     "llvm.x86.ssse3.phadd.sw.128" => "__builtin_ia32_phaddsw128",
7830     "llvm.x86.ssse3.phadd.w" => "__builtin_ia32_phaddw",
7831     "llvm.x86.ssse3.phadd.w.128" => "__builtin_ia32_phaddw128",
7832     "llvm.x86.ssse3.phsub.d" => "__builtin_ia32_phsubd",
7833     "llvm.x86.ssse3.phsub.d.128" => "__builtin_ia32_phsubd128",
7834     "llvm.x86.ssse3.phsub.sw" => "__builtin_ia32_phsubsw",
7835     "llvm.x86.ssse3.phsub.sw.128" => "__builtin_ia32_phsubsw128",
7836     "llvm.x86.ssse3.phsub.w" => "__builtin_ia32_phsubw",
7837     "llvm.x86.ssse3.phsub.w.128" => "__builtin_ia32_phsubw128",
7838     "llvm.x86.ssse3.pmadd.ub.sw" => "__builtin_ia32_pmaddubsw",
7839     "llvm.x86.ssse3.pmadd.ub.sw.128" => "__builtin_ia32_pmaddubsw128",
7840     "llvm.x86.ssse3.pmul.hr.sw" => "__builtin_ia32_pmulhrsw",
7841     "llvm.x86.ssse3.pmul.hr.sw.128" => "__builtin_ia32_pmulhrsw128",
7842     "llvm.x86.ssse3.pshuf.b" => "__builtin_ia32_pshufb",
7843     "llvm.x86.ssse3.pshuf.b.128" => "__builtin_ia32_pshufb128",
7844     "llvm.x86.ssse3.psign.b" => "__builtin_ia32_psignb",
7845     "llvm.x86.ssse3.psign.b.128" => "__builtin_ia32_psignb128",
7846     "llvm.x86.ssse3.psign.d" => "__builtin_ia32_psignd",
7847     "llvm.x86.ssse3.psign.d.128" => "__builtin_ia32_psignd128",
7848     "llvm.x86.ssse3.psign.w" => "__builtin_ia32_psignw",
7849     "llvm.x86.ssse3.psign.w.128" => "__builtin_ia32_psignw128",
7850     "llvm.x86.sttilecfg" => "__builtin_ia32_tile_storeconfig",
7851     "llvm.x86.stui" => "__builtin_ia32_stui",
7852     "llvm.x86.subborrow.u32" => "__builtin_ia32_subborrow_u32",
7853     "llvm.x86.subborrow.u64" => "__builtin_ia32_subborrow_u64",
7854     "llvm.x86.tbm.bextri.u32" => "__builtin_ia32_bextri_u32",
7855     "llvm.x86.tbm.bextri.u64" => "__builtin_ia32_bextri_u64",
7856     "llvm.x86.tcmmimfp16ps" => "__builtin_ia32_tcmmimfp16ps",
7857     "llvm.x86.tcmmimfp16ps.internal" => "__builtin_ia32_tcmmimfp16ps_internal",
7858     "llvm.x86.tcmmrlfp16ps" => "__builtin_ia32_tcmmrlfp16ps",
7859     "llvm.x86.tcmmrlfp16ps.internal" => "__builtin_ia32_tcmmrlfp16ps_internal",
7860     "llvm.x86.tdpbf16ps" => "__builtin_ia32_tdpbf16ps",
7861     "llvm.x86.tdpbf16ps.internal" => "__builtin_ia32_tdpbf16ps_internal",
7862     "llvm.x86.tdpbssd" => "__builtin_ia32_tdpbssd",
7863     "llvm.x86.tdpbssd.internal" => "__builtin_ia32_tdpbssd_internal",
7864     "llvm.x86.tdpbsud" => "__builtin_ia32_tdpbsud",
7865     "llvm.x86.tdpbsud.internal" => "__builtin_ia32_tdpbsud_internal",
7866     "llvm.x86.tdpbusd" => "__builtin_ia32_tdpbusd",
7867     "llvm.x86.tdpbusd.internal" => "__builtin_ia32_tdpbusd_internal",
7868     "llvm.x86.tdpbuud" => "__builtin_ia32_tdpbuud",
7869     "llvm.x86.tdpbuud.internal" => "__builtin_ia32_tdpbuud_internal",
7870     "llvm.x86.tdpfp16ps" => "__builtin_ia32_tdpfp16ps",
7871     "llvm.x86.tdpfp16ps.internal" => "__builtin_ia32_tdpfp16ps_internal",
7872     "llvm.x86.testui" => "__builtin_ia32_testui",
7873     "llvm.x86.tileloadd64" => "__builtin_ia32_tileloadd64",
7874     "llvm.x86.tileloadd64.internal" => "__builtin_ia32_tileloadd64_internal",
7875     "llvm.x86.tileloaddt164" => "__builtin_ia32_tileloaddt164",
7876     "llvm.x86.tileloaddt164.internal" => "__builtin_ia32_tileloaddt164_internal",
7877     "llvm.x86.tilerelease" => "__builtin_ia32_tilerelease",
7878     "llvm.x86.tilestored64" => "__builtin_ia32_tilestored64",
7879     "llvm.x86.tilestored64.internal" => "__builtin_ia32_tilestored64_internal",
7880     "llvm.x86.tilezero" => "__builtin_ia32_tilezero",
7881     "llvm.x86.tilezero.internal" => "__builtin_ia32_tilezero_internal",
7882     "llvm.x86.tpause" => "__builtin_ia32_tpause",
7883     "llvm.x86.umonitor" => "__builtin_ia32_umonitor",
7884     "llvm.x86.umwait" => "__builtin_ia32_umwait",
7885     "llvm.x86.vbcstnebf162ps128" => "__builtin_ia32_vbcstnebf162ps128",
7886     "llvm.x86.vbcstnebf162ps256" => "__builtin_ia32_vbcstnebf162ps256",
7887     "llvm.x86.vbcstnesh2ps128" => "__builtin_ia32_vbcstnesh2ps128",
7888     "llvm.x86.vbcstnesh2ps256" => "__builtin_ia32_vbcstnesh2ps256",
7889     "llvm.x86.vcvtneebf162ps128" => "__builtin_ia32_vcvtneebf162ps128",
7890     "llvm.x86.vcvtneebf162ps256" => "__builtin_ia32_vcvtneebf162ps256",
7891     "llvm.x86.vcvtneeph2ps128" => "__builtin_ia32_vcvtneeph2ps128",
7892     "llvm.x86.vcvtneeph2ps256" => "__builtin_ia32_vcvtneeph2ps256",
7893     "llvm.x86.vcvtneobf162ps128" => "__builtin_ia32_vcvtneobf162ps128",
7894     "llvm.x86.vcvtneobf162ps256" => "__builtin_ia32_vcvtneobf162ps256",
7895     "llvm.x86.vcvtneoph2ps128" => "__builtin_ia32_vcvtneoph2ps128",
7896     "llvm.x86.vcvtneoph2ps256" => "__builtin_ia32_vcvtneoph2ps256",
7897     "llvm.x86.vcvtneps2bf16128" => "__builtin_ia32_vcvtneps2bf16128",
7898     "llvm.x86.vcvtneps2bf16256" => "__builtin_ia32_vcvtneps2bf16256",
7899     "llvm.x86.vcvtph2ps.128" => "__builtin_ia32_vcvtph2ps",
7900     "llvm.x86.vcvtph2ps.256" => "__builtin_ia32_vcvtph2ps256",
7901     "llvm.x86.vcvtps2ph.128" => "__builtin_ia32_vcvtps2ph",
7902     "llvm.x86.vcvtps2ph.256" => "__builtin_ia32_vcvtps2ph256",
7903     "llvm.x86.vgf2p8affineinvqb.128" => "__builtin_ia32_vgf2p8affineinvqb_v16qi",
7904     "llvm.x86.vgf2p8affineinvqb.256" => "__builtin_ia32_vgf2p8affineinvqb_v32qi",
7905     "llvm.x86.vgf2p8affineinvqb.512" => "__builtin_ia32_vgf2p8affineinvqb_v64qi",
7906     "llvm.x86.vgf2p8affineqb.128" => "__builtin_ia32_vgf2p8affineqb_v16qi",
7907     "llvm.x86.vgf2p8affineqb.256" => "__builtin_ia32_vgf2p8affineqb_v32qi",
7908     "llvm.x86.vgf2p8affineqb.512" => "__builtin_ia32_vgf2p8affineqb_v64qi",
7909     "llvm.x86.vgf2p8mulb.128" => "__builtin_ia32_vgf2p8mulb_v16qi",
7910     "llvm.x86.vgf2p8mulb.256" => "__builtin_ia32_vgf2p8mulb_v32qi",
7911     "llvm.x86.vgf2p8mulb.512" => "__builtin_ia32_vgf2p8mulb_v64qi",
7912     "llvm.x86.wbinvd" => "__builtin_ia32_wbinvd",
7913     "llvm.x86.wbnoinvd" => "__builtin_ia32_wbnoinvd",
7914     "llvm.x86.wrfsbase.32" => "__builtin_ia32_wrfsbase32",
7915     "llvm.x86.wrfsbase.64" => "__builtin_ia32_wrfsbase64",
7916     "llvm.x86.wrgsbase.32" => "__builtin_ia32_wrgsbase32",
7917     "llvm.x86.wrgsbase.64" => "__builtin_ia32_wrgsbase64",
7918     "llvm.x86.wrpkru" => "__builtin_ia32_wrpkru",
7919     "llvm.x86.wrssd" => "__builtin_ia32_wrssd",
7920     "llvm.x86.wrssq" => "__builtin_ia32_wrssq",
7921     "llvm.x86.wrussd" => "__builtin_ia32_wrussd",
7922     "llvm.x86.wrussq" => "__builtin_ia32_wrussq",
7923     "llvm.x86.xabort" => "__builtin_ia32_xabort",
7924     "llvm.x86.xbegin" => "__builtin_ia32_xbegin",
7925     "llvm.x86.xend" => "__builtin_ia32_xend",
7926     "llvm.x86.xop.vfrcz.pd" => "__builtin_ia32_vfrczpd",
7927     "llvm.x86.xop.vfrcz.pd.256" => "__builtin_ia32_vfrczpd256",
7928     "llvm.x86.xop.vfrcz.ps" => "__builtin_ia32_vfrczps",
7929     "llvm.x86.xop.vfrcz.ps.256" => "__builtin_ia32_vfrczps256",
7930     "llvm.x86.xop.vfrcz.sd" => "__builtin_ia32_vfrczsd",
7931     "llvm.x86.xop.vfrcz.ss" => "__builtin_ia32_vfrczss",
7932     "llvm.x86.xop.vpcmov" => "__builtin_ia32_vpcmov",
7933     "llvm.x86.xop.vpcmov.256" => "__builtin_ia32_vpcmov_256",
7934     "llvm.x86.xop.vpcomb" => "__builtin_ia32_vpcomb",
7935     "llvm.x86.xop.vpcomd" => "__builtin_ia32_vpcomd",
7936     "llvm.x86.xop.vpcomq" => "__builtin_ia32_vpcomq",
7937     "llvm.x86.xop.vpcomub" => "__builtin_ia32_vpcomub",
7938     "llvm.x86.xop.vpcomud" => "__builtin_ia32_vpcomud",
7939     "llvm.x86.xop.vpcomuq" => "__builtin_ia32_vpcomuq",
7940     "llvm.x86.xop.vpcomuw" => "__builtin_ia32_vpcomuw",
7941     "llvm.x86.xop.vpcomw" => "__builtin_ia32_vpcomw",
7942     "llvm.x86.xop.vpermil2pd" => "__builtin_ia32_vpermil2pd",
7943     "llvm.x86.xop.vpermil2pd.256" => "__builtin_ia32_vpermil2pd256",
7944     "llvm.x86.xop.vpermil2ps" => "__builtin_ia32_vpermil2ps",
7945     "llvm.x86.xop.vpermil2ps.256" => "__builtin_ia32_vpermil2ps256",
7946     "llvm.x86.xop.vphaddbd" => "__builtin_ia32_vphaddbd",
7947     "llvm.x86.xop.vphaddbq" => "__builtin_ia32_vphaddbq",
7948     "llvm.x86.xop.vphaddbw" => "__builtin_ia32_vphaddbw",
7949     "llvm.x86.xop.vphadddq" => "__builtin_ia32_vphadddq",
7950     "llvm.x86.xop.vphaddubd" => "__builtin_ia32_vphaddubd",
7951     "llvm.x86.xop.vphaddubq" => "__builtin_ia32_vphaddubq",
7952     "llvm.x86.xop.vphaddubw" => "__builtin_ia32_vphaddubw",
7953     "llvm.x86.xop.vphaddudq" => "__builtin_ia32_vphaddudq",
7954     "llvm.x86.xop.vphadduwd" => "__builtin_ia32_vphadduwd",
7955     "llvm.x86.xop.vphadduwq" => "__builtin_ia32_vphadduwq",
7956     "llvm.x86.xop.vphaddwd" => "__builtin_ia32_vphaddwd",
7957     "llvm.x86.xop.vphaddwq" => "__builtin_ia32_vphaddwq",
7958     "llvm.x86.xop.vphsubbw" => "__builtin_ia32_vphsubbw",
7959     "llvm.x86.xop.vphsubdq" => "__builtin_ia32_vphsubdq",
7960     "llvm.x86.xop.vphsubwd" => "__builtin_ia32_vphsubwd",
7961     "llvm.x86.xop.vpmacsdd" => "__builtin_ia32_vpmacsdd",
7962     "llvm.x86.xop.vpmacsdqh" => "__builtin_ia32_vpmacsdqh",
7963     "llvm.x86.xop.vpmacsdql" => "__builtin_ia32_vpmacsdql",
7964     "llvm.x86.xop.vpmacssdd" => "__builtin_ia32_vpmacssdd",
7965     "llvm.x86.xop.vpmacssdqh" => "__builtin_ia32_vpmacssdqh",
7966     "llvm.x86.xop.vpmacssdql" => "__builtin_ia32_vpmacssdql",
7967     "llvm.x86.xop.vpmacsswd" => "__builtin_ia32_vpmacsswd",
7968     "llvm.x86.xop.vpmacssww" => "__builtin_ia32_vpmacssww",
7969     "llvm.x86.xop.vpmacswd" => "__builtin_ia32_vpmacswd",
7970     "llvm.x86.xop.vpmacsww" => "__builtin_ia32_vpmacsww",
7971     "llvm.x86.xop.vpmadcsswd" => "__builtin_ia32_vpmadcsswd",
7972     "llvm.x86.xop.vpmadcswd" => "__builtin_ia32_vpmadcswd",
7973     "llvm.x86.xop.vpperm" => "__builtin_ia32_vpperm",
7974     "llvm.x86.xop.vprotb" => "__builtin_ia32_vprotb",
7975     "llvm.x86.xop.vprotbi" => "__builtin_ia32_vprotbi",
7976     "llvm.x86.xop.vprotd" => "__builtin_ia32_vprotd",
7977     "llvm.x86.xop.vprotdi" => "__builtin_ia32_vprotdi",
7978     "llvm.x86.xop.vprotq" => "__builtin_ia32_vprotq",
7979     "llvm.x86.xop.vprotqi" => "__builtin_ia32_vprotqi",
7980     "llvm.x86.xop.vprotw" => "__builtin_ia32_vprotw",
7981     "llvm.x86.xop.vprotwi" => "__builtin_ia32_vprotwi",
7982     "llvm.x86.xop.vpshab" => "__builtin_ia32_vpshab",
7983     "llvm.x86.xop.vpshad" => "__builtin_ia32_vpshad",
7984     "llvm.x86.xop.vpshaq" => "__builtin_ia32_vpshaq",
7985     "llvm.x86.xop.vpshaw" => "__builtin_ia32_vpshaw",
7986     "llvm.x86.xop.vpshlb" => "__builtin_ia32_vpshlb",
7987     "llvm.x86.xop.vpshld" => "__builtin_ia32_vpshld",
7988     "llvm.x86.xop.vpshlq" => "__builtin_ia32_vpshlq",
7989     "llvm.x86.xop.vpshlw" => "__builtin_ia32_vpshlw",
7990     "llvm.x86.xresldtrk" => "__builtin_ia32_xresldtrk",
7991     "llvm.x86.xsusldtrk" => "__builtin_ia32_xsusldtrk",
7992     "llvm.x86.xtest" => "__builtin_ia32_xtest",
7993     // xcore
7994     "llvm.xcore.bitrev" => "__builtin_bitrev",
7995     "llvm.xcore.getid" => "__builtin_getid",
7996     "llvm.xcore.getps" => "__builtin_getps",
7997     "llvm.xcore.setps" => "__builtin_setps",
7998     _ => unimplemented!("***** unsupported LLVM intrinsic {}", name),
7999 }
8000