1 /* SPDX-License-Identifier: GPL-2.0 */ 2 /* 3 * SDIO device core hardware definitions. 4 * sdio is a portion of the pcmcia core in core rev 3 - rev 8 5 * 6 * SDIO core support 1bit, 4 bit SDIO mode as well as SPI mode. 7 * 8 * Copyright (C) 1999-2019, Broadcom. 9 * 10 * Unless you and Broadcom execute a separate written software license 11 * agreement governing use of this software, this software is licensed to you 12 * under the terms of the GNU General Public License version 2 (the "GPL"), 13 * available at http://www.broadcom.com/licenses/GPLv2.php, with the 14 * following added to such license: 15 * 16 * As a special exception, the copyright holders of this software give you 17 * permission to link this software with independent modules, and to copy and 18 * distribute the resulting executable under terms of your choice, provided that 19 * you also meet, for each linked independent module, the terms and conditions of 20 * the license of that module. An independent module is a module which is not 21 * derived from this software. The special exception does not apply to any 22 * modifications of the software. 23 * 24 * Notwithstanding the above, under no circumstances may you combine this 25 * software in any way with any other Broadcom software provided under a license 26 * other than the GPL, without Broadcom's express prior written consent. 27 * 28 * 29 * <<Broadcom-WL-IPTag/Open:>> 30 * 31 * $Id: sbsdio.h 665717 2016-10-18 23:29:25Z $ 32 */ 33 34 #ifndef _SBSDIO_H 35 #define _SBSDIO_H 36 37 #define SBSDIO_NUM_FUNCTION 3 /* as of sdiod rev 0, supports 3 functions */ 38 39 /* function 1 miscellaneous registers */ 40 #define SBSDIO_SPROM_CS 0x10000 /* sprom command and status */ 41 #define SBSDIO_SPROM_INFO 0x10001 /* sprom info register */ 42 #define SBSDIO_SPROM_DATA_LOW 0x10002 /* sprom indirect access data byte 0 */ 43 #define SBSDIO_SPROM_DATA_HIGH 0x10003 /* sprom indirect access data byte 1 */ 44 #define SBSDIO_SPROM_ADDR_LOW 0x10004 /* sprom indirect access addr byte 0 */ 45 #define SBSDIO_SPROM_ADDR_HIGH 0x10005 /* sprom indirect access addr byte 0 */ 46 #define SBSDIO_CHIP_CTRL_DATA 0x10006 /* xtal_pu (gpio) output */ 47 #define SBSDIO_CHIP_CTRL_EN 0x10007 /* xtal_pu (gpio) enable */ 48 #define SBSDIO_WATERMARK 0x10008 /* rev < 7, watermark for sdio device */ 49 #define SBSDIO_DEVICE_CTL 0x10009 /* control busy signal generation */ 50 51 /* registers introduced in rev 8, some content (mask/bits) defs in sbsdpcmdev.h */ 52 #define SBSDIO_FUNC1_SBADDRLOW 0x1000A /* SB Address Window Low (b15) */ 53 #define SBSDIO_FUNC1_SBADDRMID 0x1000B /* SB Address Window Mid (b23:b16) */ 54 #define SBSDIO_FUNC1_SBADDRHIGH 0x1000C /* SB Address Window High (b31:b24) */ 55 #define SBSDIO_FUNC1_FRAMECTRL 0x1000D /* Frame Control (frame term/abort) */ 56 #define SBSDIO_FUNC1_CHIPCLKCSR 0x1000E /* ChipClockCSR (ALP/HT ctl/status) */ 57 #define SBSDIO_FUNC1_SDIOPULLUP 0x1000F /* SdioPullUp (on cmd, d0-d2) */ 58 #define SBSDIO_FUNC1_WFRAMEBCLO 0x10019 /* Write Frame Byte Count Low */ 59 #define SBSDIO_FUNC1_WFRAMEBCHI 0x1001A /* Write Frame Byte Count High */ 60 #define SBSDIO_FUNC1_RFRAMEBCLO 0x1001B /* Read Frame Byte Count Low */ 61 #define SBSDIO_FUNC1_RFRAMEBCHI 0x1001C /* Read Frame Byte Count High */ 62 #define SBSDIO_FUNC1_MESBUSYCTRL 0x1001D /* MesBusyCtl at 0x1001D (rev 11) */ 63 64 #define SBSDIO_FUNC1_MISC_REG_START 0x10000 /* f1 misc register start */ 65 #define SBSDIO_FUNC1_MISC_REG_LIMIT 0x1001C /* f1 misc register end */ 66 67 /* Sdio Core Rev 12 */ 68 #define SBSDIO_FUNC1_WAKEUPCTRL 0x1001E 69 #define SBSDIO_FUNC1_WCTRL_ALPWAIT_MASK 0x1 70 #define SBSDIO_FUNC1_WCTRL_ALPWAIT_SHIFT 0 71 #define SBSDIO_FUNC1_WCTRL_HTWAIT_MASK 0x2 72 #define SBSDIO_FUNC1_WCTRL_HTWAIT_SHIFT 1 73 #define SBSDIO_FUNC1_SLEEPCSR 0x1001F 74 #define SBSDIO_FUNC1_SLEEPCSR_KSO_MASK 0x1 75 #define SBSDIO_FUNC1_SLEEPCSR_KSO_SHIFT 0 76 #define SBSDIO_FUNC1_SLEEPCSR_KSO_EN 1 77 #define SBSDIO_FUNC1_SLEEPCSR_DEVON_MASK 0x2 78 #define SBSDIO_FUNC1_SLEEPCSR_DEVON_SHIFT 1 79 80 /* SBSDIO_SPROM_CS */ 81 #define SBSDIO_SPROM_IDLE 0 82 #define SBSDIO_SPROM_WRITE 1 83 #define SBSDIO_SPROM_READ 2 84 #define SBSDIO_SPROM_WEN 4 85 #define SBSDIO_SPROM_WDS 7 86 #define SBSDIO_SPROM_DONE 8 87 88 /* SBSDIO_SPROM_INFO */ 89 #define SROM_SZ_MASK 0x03 /* SROM size, 1: 4k, 2: 16k */ 90 #define SROM_BLANK 0x04 /* depreciated in corerev 6 */ 91 #define SROM_OTP 0x80 /* OTP present */ 92 93 /* SBSDIO_WATERMARK */ 94 #define SBSDIO_WATERMARK_MASK 0x7f /* number of words - 1 for sd device 95 * to wait before sending data to host 96 */ 97 98 /* SBSDIO_MESBUSYCTRL */ 99 /* When RX FIFO has less entries than this & MBE is set 100 * => busy signal is asserted between data blocks. 101 */ 102 #define SBSDIO_MESBUSYCTRL_MASK 0x7f 103 #define SBSDIO_MESBUSYCTRL_ENAB 0x80 /* Enable busy capability for MES access */ 104 105 /* SBSDIO_DEVICE_CTL */ 106 #define SBSDIO_DEVCTL_SETBUSY 0x01 /* 1: device will assert busy signal when 107 * receiving CMD53 108 */ 109 #define SBSDIO_DEVCTL_SPI_INTR_SYNC 0x02 /* 1: assertion of sdio interrupt is 110 * synchronous to the sdio clock 111 */ 112 #define SBSDIO_DEVCTL_CA_INT_ONLY 0x04 /* 1: mask all interrupts to host 113 * except the chipActive (rev 8) 114 */ 115 #define SBSDIO_DEVCTL_PADS_ISO 0x08 /* 1: isolate internal sdio signals, put 116 * external pads in tri-state; requires 117 * sdio bus power cycle to clear (rev 9) 118 */ 119 #define SBSDIO_DEVCTL_EN_F2_BLK_WATERMARK 0x10 /* Enable function 2 tx for each block */ 120 #define SBSDIO_DEVCTL_F2WM_ENAB 0x10 /* Enable F2 Watermark */ 121 #define SBSDIO_DEVCTL_NONDAT_PADS_ISO 0x20 /* Isolate sdio clk and cmd (non-data) */ 122 123 /* SBSDIO_FUNC1_CHIPCLKCSR */ 124 #define SBSDIO_FORCE_ALP 0x01 /* Force ALP request to backplane */ 125 #define SBSDIO_FORCE_HT 0x02 /* Force HT request to backplane */ 126 #define SBSDIO_FORCE_ILP 0x04 /* Force ILP request to backplane */ 127 #define SBSDIO_ALP_AVAIL_REQ 0x08 /* Make ALP ready (power up xtal) */ 128 #define SBSDIO_HT_AVAIL_REQ 0x10 /* Make HT ready (power up PLL) */ 129 #define SBSDIO_FORCE_HW_CLKREQ_OFF 0x20 /* Squelch clock requests from HW */ 130 #define SBSDIO_ALP_AVAIL 0x40 /* Status: ALP is ready */ 131 #define SBSDIO_HT_AVAIL 0x80 /* Status: HT is ready */ 132 /* In rev8, actual avail bits followed original docs */ 133 #define SBSDIO_Rev8_HT_AVAIL 0x40 134 #define SBSDIO_Rev8_ALP_AVAIL 0x80 135 #define SBSDIO_CSR_MASK 0x1F 136 137 #define SBSDIO_AVBITS (SBSDIO_HT_AVAIL | SBSDIO_ALP_AVAIL) 138 #define SBSDIO_ALPAV(regval) ((regval) & SBSDIO_AVBITS) 139 #define SBSDIO_HTAV(regval) (((regval) & SBSDIO_AVBITS) == SBSDIO_AVBITS) 140 #define SBSDIO_ALPONLY(regval) (SBSDIO_ALPAV(regval) && !SBSDIO_HTAV(regval)) 141 #define SBSDIO_CLKAV(regval, alponly) (SBSDIO_ALPAV(regval) && \ 142 (alponly ? 1 : SBSDIO_HTAV(regval))) 143 144 /* SBSDIO_FUNC1_SDIOPULLUP */ 145 #define SBSDIO_PULLUP_D0 0x01 /* Enable D0/MISO pullup */ 146 #define SBSDIO_PULLUP_D1 0x02 /* Enable D1/INT# pullup */ 147 #define SBSDIO_PULLUP_D2 0x04 /* Enable D2 pullup */ 148 #define SBSDIO_PULLUP_CMD 0x08 /* Enable CMD/MOSI pullup */ 149 #define SBSDIO_PULLUP_ALL 0x0f /* All valid bits */ 150 151 /* function 1 OCP space */ 152 #define SBSDIO_SB_OFT_ADDR_MASK 0x07FFF /* sb offset addr is <= 15 bits, 32k */ 153 #define SBSDIO_SB_OFT_ADDR_LIMIT 0x08000 154 #define SBSDIO_SB_ACCESS_2_4B_FLAG 0x08000 /* with b15, maps to 32-bit SB access */ 155 156 /* some duplication with sbsdpcmdev.h here */ 157 /* valid bits in SBSDIO_FUNC1_SBADDRxxx regs */ 158 #define SBSDIO_SBADDRLOW_MASK 0x80 /* Valid bits in SBADDRLOW */ 159 #define SBSDIO_SBADDRMID_MASK 0xff /* Valid bits in SBADDRMID */ 160 #define SBSDIO_SBADDRHIGH_MASK 0xffU /* Valid bits in SBADDRHIGH */ 161 #define SBSDIO_SBWINDOW_MASK 0xffff8000 /* Address bits from SBADDR regs */ 162 163 /* direct(mapped) cis space */ 164 #define SBSDIO_CIS_BASE_COMMON 0x1000 /* MAPPED common CIS address */ 165 #ifdef BCMSPI 166 #define SBSDIO_CIS_SIZE_LIMIT 0x100 /* maximum bytes in one spi CIS */ 167 #else 168 #define SBSDIO_CIS_SIZE_LIMIT 0x200 /* maximum bytes in one CIS */ 169 #endif /* !BCMSPI */ 170 #define SBSDIO_OTP_CIS_SIZE_LIMIT 0x078 /* maximum bytes OTP CIS */ 171 172 #define SBSDIO_CIS_OFT_ADDR_MASK 0x1FFFF /* cis offset addr is < 17 bits */ 173 174 #define SBSDIO_CIS_MANFID_TUPLE_LEN 6 /* manfid tuple length, include tuple, 175 * link bytes 176 */ 177 178 /* indirect cis access (in sprom) */ 179 #define SBSDIO_SPROM_CIS_OFFSET 0x8 /* 8 control bytes first, CIS starts from 180 * 8th byte 181 */ 182 183 #define SBSDIO_BYTEMODE_DATALEN_MAX 64 /* sdio byte mode: maximum length of one 184 * data comamnd 185 */ 186 187 #define SBSDIO_CORE_ADDR_MASK 0x1FFFF /* sdio core function one address mask */ 188 189 #endif /* _SBSDIO_H */ 190