• Home
  • Raw
  • Download

Lines Matching refs:isSigned

112   SDValue ExpandLibCall(RTLIB::Libcall LC, SDNode *Node, bool isSigned);
114 unsigned NumOps, bool isSigned, const SDLoc &dl);
117 SDNode *Node, bool isSigned);
122 SDValue ExpandIntLibCall(SDNode *Node, bool isSigned,
143 SDValue ExpandLegalINT_TO_FP(bool isSigned, SDValue LegalOp, EVT DestVT,
145 SDValue PromoteLegalINT_TO_FP(SDValue LegalOp, EVT DestVT, bool isSigned,
147 SDValue PromoteLegalFP_TO_INT(SDValue LegalOp, EVT DestVT, bool isSigned,
1940 bool isSigned) { in ExpandLibCall() argument
1948 Entry.isSExt = isSigned; in ExpandLibCall()
1949 Entry.isZExt = !isSigned; in ExpandLibCall()
1976 .setTailCall(isTailCall).setSExtResult(isSigned).setZExtResult(!isSigned); in ExpandLibCall()
1991 bool isSigned, const SDLoc &dl) { in ExpandLibCall() argument
1999 Entry.isSExt = isSigned; in ExpandLibCall()
2000 Entry.isZExt = !isSigned; in ExpandLibCall()
2011 .setSExtResult(isSigned).setZExtResult(!isSigned); in ExpandLibCall()
2023 bool isSigned) { in ExpandChainLibCall() argument
2033 Entry.isSExt = isSigned; in ExpandChainLibCall()
2034 Entry.isZExt = !isSigned; in ExpandChainLibCall()
2045 .setSExtResult(isSigned).setZExtResult(!isSigned); in ExpandChainLibCall()
2070 SDValue SelectionDAGLegalize::ExpandIntLibCall(SDNode* Node, bool isSigned, in ExpandIntLibCall() argument
2085 return ExpandLibCall(LC, Node, isSigned); in ExpandIntLibCall()
2093 bool isSigned = Opcode == ISD::SDIVREM; in ExpandDivRemLibCall() local
2098 case MVT::i8: LC= isSigned ? RTLIB::SDIVREM_I8 : RTLIB::UDIVREM_I8; break; in ExpandDivRemLibCall()
2099 case MVT::i16: LC= isSigned ? RTLIB::SDIVREM_I16 : RTLIB::UDIVREM_I16; break; in ExpandDivRemLibCall()
2100 case MVT::i32: LC= isSigned ? RTLIB::SDIVREM_I32 : RTLIB::UDIVREM_I32; break; in ExpandDivRemLibCall()
2101 case MVT::i64: LC= isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in ExpandDivRemLibCall()
2102 case MVT::i128: LC= isSigned ? RTLIB::SDIVREM_I128:RTLIB::UDIVREM_I128; break; in ExpandDivRemLibCall()
2120 Entry.isSExt = isSigned; in ExpandDivRemLibCall()
2121 Entry.isZExt = !isSigned; in ExpandDivRemLibCall()
2129 Entry.isSExt = isSigned; in ExpandDivRemLibCall()
2130 Entry.isZExt = !isSigned; in ExpandDivRemLibCall()
2140 .setSExtResult(isSigned).setZExtResult(!isSigned); in ExpandDivRemLibCall()
2265 SDValue SelectionDAGLegalize::ExpandLegalINT_TO_FP(bool isSigned, SDValue Op0, in ExpandLegalINT_TO_FP() argument
2288 if (isSigned) { in ExpandLegalINT_TO_FP()
2309 SDValue Bias = DAG.getConstantFP(isSigned ? in ExpandLegalINT_TO_FP()
2329 assert(!isSigned && "Legalize cannot Expand SINT_TO_FP for i64 yet"); in ExpandLegalINT_TO_FP()
2363 if (!isSigned) { in ExpandLegalINT_TO_FP()
2476 bool isSigned, in PromoteLegalINT_TO_FP() argument
2493 if (isSigned) continue; in PromoteLegalINT_TO_FP()
2507 DAG.getNode(isSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND, in PromoteLegalINT_TO_FP()
2517 bool isSigned, in PromoteLegalFP_TO_INT() argument
2537 if (!isSigned && TLI.isOperationLegalOrCustom(ISD::FP_TO_UINT, NewOutTy)) { in PromoteLegalFP_TO_INT()
3233 bool isSigned = Node->getOpcode() == ISD::SREM; in ExpandNode() local
3234 unsigned DivOpc = isSigned ? ISD::SDIV : ISD::UDIV; in ExpandNode()
3235 unsigned DivRemOpc = isSigned ? ISD::SDIVREM : ISD::UDIVREM; in ExpandNode()
3253 bool isSigned = Node->getOpcode() == ISD::SDIV; in ExpandNode() local
3254 unsigned DivRemOpc = isSigned ? ISD::SDIVREM : ISD::UDIVREM; in ExpandNode()
3386 bool isSigned = Node->getOpcode() == ISD::SMULO; in ExpandNode() local
3387 if (TLI.isOperationLegalOrCustom(Ops[isSigned][0], VT)) { in ExpandNode()
3389 TopHalf = DAG.getNode(Ops[isSigned][0], dl, VT, LHS, RHS); in ExpandNode()
3390 } else if (TLI.isOperationLegalOrCustom(Ops[isSigned][1], VT)) { in ExpandNode()
3391 BottomHalf = DAG.getNode(Ops[isSigned][1], dl, DAG.getVTList(VT, VT), LHS, in ExpandNode()
3395 LHS = DAG.getNode(Ops[isSigned][2], dl, WideVT, LHS); in ExpandNode()
3396 RHS = DAG.getNode(Ops[isSigned][2], dl, WideVT, RHS); in ExpandNode()
3435 SDValue Ret = ExpandLibCall(LC, WideVT, Args, 4, isSigned, dl); in ExpandNode()
3448 if (isSigned) { in ExpandNode()