• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /* SPDX-License-Identifier: GPL-2.0+ */
2 /*
3  * Configuation settings for the sh7757lcr board
4  *
5  * Copyright (C) 2011 Renesas Solutions Corp.
6  */
7 
8 #ifndef __SH7757LCR_H
9 #define __SH7757LCR_H
10 
11 #define CONFIG_CPU_SH7757	1
12 #define CONFIG_SH7757LCR_DDR_ECC	1
13 
14 #define CONFIG_DISPLAY_BOARDINFO
15 #undef	CONFIG_SHOW_BOOT_PROGRESS
16 
17 /* MEMORY */
18 #define SH7757LCR_SDRAM_BASE		(0x80000000)
19 #define SH7757LCR_SDRAM_SIZE		(240 * 1024 * 1024)
20 #define SH7757LCR_SDRAM_ECC_SETTING	0x0f000000	/* 240MByte */
21 #define SH7757LCR_SDRAM_DVC_SIZE	(16 * 1024 * 1024)
22 
23 #define CONFIG_SYS_PBSIZE		256
24 #define CONFIG_SYS_BAUDRATE_TABLE	{ 115200 }
25 
26 /* SCIF */
27 #define CONFIG_CONS_SCIF2	1
28 
29 #define CONFIG_SYS_MEMTEST_START	(SH7757LCR_SDRAM_BASE)
30 #define CONFIG_SYS_MEMTEST_END		(CONFIG_SYS_MEMTEST_START + \
31 					 224 * 1024 * 1024)
32 #undef	CONFIG_SYS_MEMTEST_SCRATCH
33 #undef	CONFIG_SYS_LOADS_BAUD_CHANGE
34 
35 #define CONFIG_SYS_SDRAM_BASE		(SH7757LCR_SDRAM_BASE)
36 #define CONFIG_SYS_SDRAM_SIZE		(SH7757LCR_SDRAM_SIZE)
37 #define CONFIG_SYS_LOAD_ADDR		(CONFIG_SYS_SDRAM_BASE + \
38 					 (128 + 16) * 1024 * 1024)
39 
40 #define CONFIG_SYS_MONITOR_BASE		0x00000000
41 #define CONFIG_SYS_MONITOR_LEN		(256 * 1024)
42 #define CONFIG_SYS_MALLOC_LEN		(4 * 1024 * 1024)
43 #define CONFIG_SYS_BOOTMAPSZ		(8 * 1024 * 1024)
44 
45 /* Ether */
46 #define CONFIG_SH_ETHER_USE_PORT	0
47 #define CONFIG_SH_ETHER_PHY_ADDR	1
48 #define CONFIG_SH_ETHER_CACHE_WRITEBACK	1
49 #define CONFIG_BITBANGMII
50 #define CONFIG_BITBANGMII_MULTI
51 #define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
52 
53 #define SH7757LCR_ETHERNET_MAC_BASE_SPI	0x000b0000
54 #define SH7757LCR_SPI_SECTOR_SIZE	(64 * 1024)
55 #define SH7757LCR_ETHERNET_MAC_BASE	SH7757LCR_ETHERNET_MAC_BASE_SPI
56 #define SH7757LCR_ETHERNET_MAC_SIZE	17
57 #define SH7757LCR_ETHERNET_NUM_CH	2
58 
59 /* Gigabit Ether */
60 #define SH7757LCR_GIGA_ETHERNET_NUM_CH	2
61 
62 /* SPI */
63 #define CONFIG_SH_SPI_BASE		0xfe002000
64 
65 /* MMCIF */
66 #define CONFIG_SH_MMCIF_ADDR		0xffcb0000
67 #define CONFIG_SH_MMCIF_CLK		48000000
68 
69 /* SH7757 board */
70 #define SH7757LCR_SDRAM_PHYS_TOP	0x40000000
71 #define SH7757LCR_GRA_OFFSET		0x1f000000
72 #define SH7757LCR_PCIEBRG_ADDR_B0	0x000a0000
73 #define SH7757LCR_PCIEBRG_SIZE_B0	(64 * 1024)
74 #define SH7757LCR_PCIEBRG_ADDR		0x00090000
75 #define SH7757LCR_PCIEBRG_SIZE		(96 * 1024)
76 
77 /* ENV setting */
78 #define CONFIG_ENV_IS_EMBEDDED
79 #define CONFIG_ENV_SECT_SIZE	(64 * 1024)
80 #define CONFIG_ENV_ADDR		(0x00080000)
81 #define CONFIG_ENV_OFFSET	(CONFIG_ENV_ADDR)
82 #define CONFIG_ENV_OVERWRITE	1
83 #define CONFIG_ENV_SIZE		(CONFIG_ENV_SECT_SIZE)
84 #define CONFIG_ENV_SIZE_REDUND	(CONFIG_ENV_SECT_SIZE)
85 #define CONFIG_EXTRA_ENV_SETTINGS				\
86 		"netboot=bootp; bootm\0"
87 
88 /* Board Clock */
89 #define CONFIG_SYS_CLK_FREQ	48000000
90 #define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
91 #define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
92 #define CONFIG_SYS_TMU_CLK_DIV	4
93 #endif	/* __SH7757LCR_H */
94