| /external/llvm/include/llvm/Target/ |
| D | TargetInstrInfo.h | 690 unsigned TrueReg, unsigned FalseReg, in canInsertSelect()
714 unsigned TrueReg, unsigned FalseReg) const { in insertSelect()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86CmovConversion.cpp | 721 unsigned FalseReg = in convertCmovInstsToBranches() local
|
| D | X86InstrInfo.cpp | 2899 unsigned TrueReg, unsigned FalseReg, in canInsertSelect()
|
| /external/llvm/lib/Target/Lanai/ |
| D | LanaiInstrInfo.cpp | 509 MachineOperand FalseReg = MI.getOperand(Invert ? 1 : 2); in optimizeSelect() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Lanai/ |
| D | LanaiInstrInfo.cpp | 507 MachineOperand FalseReg = MI.getOperand(Invert ? 1 : 2); in optimizeSelect() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/ |
| D | PPCInstrInfo.cpp | 745 unsigned TrueReg, unsigned FalseReg, in canInsertSelect()
2205 unsigned TrueReg, unsigned FalseReg, in selectReg()
2438 unsigned FalseReg = CompareUseMI.getOperand(2).getReg(); in convertToImmediateForm() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
| D | TargetInstrInfo.h | 759 unsigned FalseReg, int &CondCycles, in canInsertSelect()
782 unsigned TrueReg, unsigned FalseReg) const { in insertSelect()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
| D | ARMInstructionSelector.cpp | 640 auto FalseReg = MIB->getOperand(3).getReg(); in selectSelect() local
|
| D | ARMBaseInstrInfo.cpp | 2101 MachineOperand FalseReg = MI.getOperand(Invert ? 2 : 1); in optimizeSelect() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyISelLowering.cpp | 244 unsigned Tmp0, Tmp1, CmpReg, EqzReg, FalseReg, TrueReg; in LowerFPToInt() local
|
| D | WebAssemblyFastISel.cpp | 865 unsigned FalseReg = getRegForValue(Select->getFalseValue()); in selectSelect() local
|
| /external/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyFastISel.cpp | 728 unsigned FalseReg = getRegForValue(Select->getFalseValue()); in selectSelect() local
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCInstrInfo.cpp | 687 unsigned TrueReg, unsigned FalseReg, in canInsertSelect()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/SystemZ/ |
| D | SystemZInstrInfo.cpp | 636 unsigned TrueReg, unsigned FalseReg, in canInsertSelect()
|
| D | SystemZISelLowering.cpp | 6102 unsigned FalseReg = MIIt->getOperand(2).getReg(); in createPHIsForSelects() local
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.cpp | 368 unsigned TrueReg, unsigned FalseReg, int &CondCycles, int &TrueCycles, in canInsertSelect()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.cpp | 488 unsigned TrueReg, unsigned FalseReg, in canInsertSelect()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.cpp | 1900 MachineOperand FalseReg = MI.getOperand(Invert ? 2 : 1); in optimizeSelect() local
|
| /external/llvm/lib/Target/X86/ |
| D | X86InstrInfo.cpp | 4279 unsigned TrueReg, unsigned FalseReg, in canInsertSelect()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
| D | SIInstrInfo.cpp | 1786 unsigned TrueReg, unsigned FalseReg, in canInsertSelect()
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 5205 unsigned FalseReg = MI.getOperand(2).getReg(); in emitSelect() local
|