Home
last modified time | relevance | path

Searched defs:Fcvt (Results 1 – 8 of 8) sorted by relevance

/external/vixl/test/aarch64/
Dtest-assembler-aarch64.cc13173 __ Fcvt(d0, s16); in TEST() local
13174 __ Fcvt(d1, s17); in TEST() local
13175 __ Fcvt(d2, s18); in TEST() local
13176 __ Fcvt(d3, s19); in TEST() local
13177 __ Fcvt(d4, s20); in TEST() local
13178 __ Fcvt(d5, s21); in TEST() local
13179 __ Fcvt(d6, s22); in TEST() local
13180 __ Fcvt(d7, s23); in TEST() local
13181 __ Fcvt(d8, s24); in TEST() local
13182 __ Fcvt(d9, s25); in TEST() local
[all …]
Dtest-simulator-aarch64.cc5000 __ Fcvt(input_1.D(), input_1); in GenerateSum() local
/external/v8/src/compiler/arm64/
Dcode-generator-arm64.cc1395 __ Fcvt(i.OutputDoubleRegister(), i.InputDoubleRegister(0).S()); in AssembleArchInstruction() local
1398 __ Fcvt(i.OutputDoubleRegister().S(), i.InputDoubleRegister(0)); in AssembleArchInstruction() local
/external/v8/src/arm64/
Dmacro-assembler-arm64-inl.h524 void TurboAssembler::Fcvt(const VRegister& fd, const VRegister& fn) { in Fcvt() function
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DLegalizeDAG.cpp2589 SDValue Fcvt = DAG.getNode(ISD::UINT_TO_FP, dl, MVT::f64, Trunc); in ExpandLegalINT_TO_FP() local
/external/llvm/lib/CodeGen/SelectionDAG/
DLegalizeDAG.cpp2407 SDValue Fcvt = DAG.getNode(ISD::UINT_TO_FP, dl, MVT::f64, Trunc); in ExpandLegalINT_TO_FP() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/
DLegalizeDAG.cpp2441 SDValue Fcvt = DAG.getNode(ISD::UINT_TO_FP, dl, MVT::f64, Trunc); in ExpandLegalINT_TO_FP() local
/external/vixl/src/aarch64/
Dmacro-assembler-aarch64.h1365 void Fcvt(const VRegister& vd, const VRegister& vn) { in Fcvt() function