/external/v8/src/arm64/ |
D | deoptimizer-arm64.cc | 205 __ Lsr(unwind_limit, unwind_limit, kPointerSizeLog2); in Generate() local 239 __ Lsr(frame_size, x3, kPointerSizeLog2); in Generate() local
|
D | macro-assembler-arm64-inl.h | 755 void TurboAssembler::Lsr(const Register& rd, const Register& rn, in Lsr() function 762 void TurboAssembler::Lsr(const Register& rd, const Register& rn, in Lsr() function
|
/external/v8/src/regexp/arm64/ |
D | regexp-macro-assembler-arm64.cc | 282 __ Lsr(x11, GetCachedRegister(start_reg), kWRegSizeInBits); in CheckNotBackReferenceIgnoreCase() local 443 __ Lsr(x11, GetCachedRegister(start_reg), kWRegSizeInBits); in CheckNotBackReference() local 869 __ Lsr(capture_end.X(), capture_start.X(), kWRegSizeInBits); in GetCode() local 1186 __ Lsr(current_input_offset().X(), GetCachedRegister(reg), in ReadCurrentPositionFromRegister() local 1499 __ Lsr(maybe_result.X(), GetCachedRegister(register_index), in GetRegister() local
|
/external/v8/src/builtins/arm64/ |
D | builtins-arm64.cc | 704 __ Lsr(args_size, args_size, kPointerSizeLog2); in LeaveInterpreterFrame() local 970 __ Lsr(x11, x11, kPointerSizeLog2); in Generate_InterpreterEntryTrampoline() local 3060 __ Lsr(exponent_abs, exponent_abs, 1); in Generate_MathPowInternal() local
|
/external/vixl/src/aarch64/ |
D | macro-assembler-aarch64.h | 1919 void Lsr(const Register& rd, const Register& rn, unsigned shift) { in Lsr() function 1926 void Lsr(const Register& rd, const Register& rn, const Register& rm) { in Lsr() function
|
/external/swiftshader/third_party/subzero/src/ |
D | IceInstARM32.h | 399 Lsr, enumerator
|
/external/vixl/test/aarch64/ |
D | test-assembler-aarch64.cc | 10092 __ Lsr(x16, x0, x1); in TEST() local 10093 __ Lsr(x17, x0, x2); in TEST() local 10094 __ Lsr(x18, x0, x3); in TEST() local 10095 __ Lsr(x19, x0, x4); in TEST() local 10096 __ Lsr(x20, x0, x5); in TEST() local 10097 __ Lsr(x21, x0, x6); in TEST() local 10099 __ Lsr(w22, w0, w1); in TEST() local 10100 __ Lsr(w23, w0, w2); in TEST() local 10101 __ Lsr(w24, w0, w3); in TEST() local 10102 __ Lsr(w25, w0, w4); in TEST() local [all …]
|
/external/vixl/test/aarch32/ |
D | test-assembler-aarch32.cc | 784 __ Lsr(r4, r1, 8); in TEST() local 810 __ Lsr(r4, r1, r9); in TEST() local
|
/external/vixl/src/aarch32/ |
D | macro-assembler-aarch32.h | 2318 void Lsr(Condition cond, Register rd, Register rm, const Operand& operand) { in Lsr() function 2335 void Lsr(Register rd, Register rm, const Operand& operand) { in Lsr() function 2338 void Lsr(FlagsUpdate flags, in Lsr() function 2364 void Lsr(FlagsUpdate flags, in Lsr() function
|