/external/llvm/lib/Target/PowerPC/ |
D | PPCTLSDynamicCall.cpp | 75 unsigned Opc1, Opc2; in processBlock() local
|
D | PPCISelDAGToDAG.cpp | 3058 unsigned Opc1, Opc2, Opc3; in Select() local
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/ |
D | PPCTLSDynamicCall.cpp | 86 unsigned Opc1, Opc2; in processBlock() local
|
D | PPCISelDAGToDAG.cpp | 4856 unsigned Opc1, Opc2, Opc3; in Select() local
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
D | X86IntrinsicsInfo.h | 46 uint16_t Opc1; member
|
D | X86InstrInfo.cpp | 5631 unsigned Opc1 = Load1->getMachineOpcode(); in areLoadsFromSameBasePtr() local 5820 unsigned Opc1 = Load1->getMachineOpcode(); in shouldScheduleLoadsNear() local
|
/external/llvm/lib/Target/Mips/ |
D | Mips16ISelLowering.cpp | 584 Mips16TargetLowering::emitSelT16(unsigned Opc1, unsigned Opc2, MachineInstr &MI, in emitSelT16() 649 Mips16TargetLowering::emitSeliT16(unsigned Opc1, unsigned Opc2, in emitSeliT16()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
D | Mips16ISelLowering.cpp | 584 Mips16TargetLowering::emitSelT16(unsigned Opc1, unsigned Opc2, MachineInstr &MI, in emitSelT16() 649 Mips16TargetLowering::emitSeliT16(unsigned Opc1, unsigned Opc2, in emitSeliT16()
|
/external/llvm/lib/Target/X86/ |
D | X86IntrinsicsInfo.h | 46 uint16_t Opc1; member
|
D | X86InstrInfo.cpp | 6614 unsigned Opc1 = Load1->getMachineOpcode(); in areLoadsFromSameBasePtr() local 6722 unsigned Opc1 = Load1->getMachineOpcode(); in shouldScheduleLoadsNear() local
|
/external/swiftshader/third_party/LLVM/lib/Target/X86/ |
D | X86InstrInfo.cpp | 3136 unsigned Opc1 = Load1->getMachineOpcode(); in areLoadsFromSameBasePtr() local 3244 unsigned Opc1 = Load1->getMachineOpcode(); in shouldScheduleLoadsNear() local
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIInstrInfo.cpp | 55 unsigned Opc1 = N1->getMachineOpcode(); in nodesHaveSameOperandValue() local 100 unsigned Opc1 = Load1->getMachineOpcode(); in areLoadsFromSameBasePtr() local
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Transforms/InstCombine/ |
D | InstCombineVectorOps.cpp | 1266 BinaryOperator::BinaryOps Opc1 = B1->getOpcode(); in foldSelectShuffle() local
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
D | ARMCodeEmitter.cpp | 1831 unsigned Opc1 = Lane >> 2; in emitNEONLaneInstruction() local
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
D | SIInstrInfo.cpp | 112 unsigned Opc1 = N1->getMachineOpcode(); in nodesHaveSameOperandValue() local 157 unsigned Opc1 = Load1->getMachineOpcode(); in areLoadsFromSameBasePtr() local
|
/external/clang/lib/CodeGen/ |
D | CGBuiltin.cpp | 4036 Value *Opc1 = EmitScalarExpr(E->getArg(1)); in EmitARMBuiltinExpr() local 4063 Value *Opc1 = EmitScalarExpr(E->getArg(1)); in EmitARMBuiltinExpr() local
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
D | AArch64FastISel.cpp | 421 unsigned Opc1 = Is64Bit ? AArch64::MOVi64imm : AArch64::MOVi32imm; in materializeFP() local
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64FastISel.cpp | 375 unsigned Opc1 = Is64Bit ? AArch64::MOVi64imm : AArch64::MOVi32imm; in materializeFP() local
|