Home
last modified time | relevance | path

Searched defs:RCs (Results 1 – 9 of 9) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/utils/TableGen/
DRegisterBankEmitter.cpp38 RegisterClassesTy RCs; member in __anon6b49e9f90111::RegisterBank
66 std::vector<const CodeGenRegisterClass *> RCs; in getExplictlySpecifiedRegisterClasses() local
228 for (const auto &RCs : RCsGroupedByWord) { in emitBaseClassImplementation() local
DCodeGenRegisters.cpp1177 std::vector<Record*> RCs = Records.getAllDerivedDefinitions("RegisterClass"); in CodeGenRegBank() local
/external/swiftshader/third_party/LLVM/utils/TableGen/
DCodeGenTarget.cpp187 ArrayRef<CodeGenRegisterClass*> RCs = getRegBank().getRegClasses(); in getRegisterVTs() local
204 ArrayRef<CodeGenRegisterClass*> RCs = getRegBank().getRegClasses(); in ReadLegalValueTypes() local
DCodeGenRegisters.cpp545 std::vector<Record*> RCs = Records.getAllDerivedDefinitions("RegisterClass"); in CodeGenRegBank() local
808 ArrayRef<CodeGenRegisterClass*> RCs = getRegClasses(); in getRegClassForRegister() local
DDAGISelMatcherGen.cpp29 ArrayRef<CodeGenRegisterClass*> RCs = T.getRegBank().getRegClasses(); in getRegisterValueType() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/
DX86VZeroUpper.cpp296 const TargetRegisterClass *RCs[2] = {&X86::VR256RegClass, &X86::VR512RegClass}; in runOnMachineFunction() local
/external/llvm/lib/Target/PowerPC/
DPPCInstrInfo.cpp1455 const TargetRegisterClass *RCs[] = in DefinesPredicate() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/
DPPCInstrInfo.cpp1551 const TargetRegisterClass *RCs[] = in DefinesPredicate() local
/external/llvm/utils/TableGen/
DCodeGenRegisters.cpp990 std::vector<Record*> RCs = Records.getAllDerivedDefinitions("RegisterClass"); in CodeGenRegBank() local