/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
D | MipsFrameLowering.cpp | 128 unsigned RegSize = TRI.getSpillSize(*TRI.getMinimalPhysRegClass(*R)); in estimateStackSize() local
|
D | MipsSEFrameLowering.cpp | 199 unsigned RegSize) { in expandLoadACC() 224 unsigned RegSize) { in expandStoreACC()
|
/external/capstone/ |
D | MCRegisterInfo.h | 39 uint16_t RegSize, Alignment; // Size & Alignment of register in bytes member
|
/external/swiftshader/third_party/llvm-7.0/llvm/utils/TableGen/ |
D | InfoByHwMode.h | 142 unsigned RegSize; member
|
D | RegisterInfoEmitter.cpp | 1038 uint32_t RegSize = 0; in runMCDesc() local
|
/external/llvm/lib/CodeGen/AsmPrinter/ |
D | DwarfExpression.cpp | 133 unsigned RegSize = TRI.getMinimalPhysRegClass(MachineReg)->getSize() * 8; in AddMachineRegPiece() local
|
/external/swiftshader/third_party/LLVM/lib/Target/Mips/ |
D | MipsFrameLowering.cpp | 154 unsigned RegSize = STI.isGP32bit() ? 4 : 8; in emitPrologue() local
|
/external/llvm/lib/CodeGen/GlobalISel/ |
D | RegisterBankInfo.cpp | 222 unsigned RegSize = 0; in getInstrMappingImpl() local 372 unsigned RegSize = MRI.getSize(Reg); in getSizeInBits() local
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/AsmPrinter/ |
D | DwarfExpression.cpp | 124 unsigned RegSize = TRI.getRegSizeInBits(*RC); in addMachineReg() local
|
/external/swiftshader/third_party/LLVM/include/llvm/MC/ |
D | MCRegisterInfo.h | 32 const unsigned RegSize, Alignment; // Size & Alignment of register in bytes variable
|
/external/llvm/lib/Target/Mips/ |
D | MipsSEFrameLowering.cpp | 179 unsigned RegSize) { in expandLoadACC() 204 unsigned RegSize) { in expandStoreACC()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
D | TargetRegisterInfo.cpp | 471 unsigned RegSize = Ty.isValid() ? Ty.getSizeInBits() : 0; in getRegSizeInBits() local
|
/external/llvm/include/llvm/MC/ |
D | MCRegisterInfo.h | 41 const uint16_t RegSize, Alignment; // Size & Alignment of register in bytes variable
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
D | AArch64FastISel.cpp | 1670 unsigned RegSize; in emitLogicalOp_ri() local 4032 unsigned RegSize = Is64Bit ? 64 : 32; in emitLSL_ri() local 4139 unsigned RegSize = Is64Bit ? 64 : 32; in emitLSR_ri() local 4260 unsigned RegSize = Is64Bit ? 64 : 32; in emitASR_ri() local
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64FastISel.cpp | 1616 unsigned RegSize; in emitLogicalOp_ri() local 3946 unsigned RegSize = Is64Bit ? 64 : 32; in emitLSL_ri() local 4053 unsigned RegSize = Is64Bit ? 64 : 32; in emitLSR_ri() local 4174 unsigned RegSize = Is64Bit ? 64 : 32; in emitASR_ri() local
|
/external/llvm/lib/Target/AArch64/MCTargetDesc/ |
D | AArch64AddressingModes.h | 213 static inline bool processLogicalImmediate(uint64_t Imm, unsigned RegSize, in processLogicalImmediate()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/MCTargetDesc/ |
D | AArch64AddressingModes.h | 213 static inline bool processLogicalImmediate(uint64_t Imm, unsigned RegSize, in processLogicalImmediate()
|
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
D | TargetRegisterInfo.h | 225 unsigned RegSize, SpillSize, SpillAlignment; member
|
/external/llvm/lib/Target/SystemZ/ |
D | SystemZInstrInfo.cpp | 746 unsigned RegSize, ImmLSB, ImmSize; member
|
/external/clang/include/clang/Basic/ |
D | TargetInfo.h | 692 unsigned RegSize, in validateGlobalRegisterVariable()
|
/external/llvm/lib/Target/ARM/ |
D | ARMFrameLowering.cpp | 146 int RegSize; in sizeOfSPAdjustment() local
|
/external/llvm/lib/Target/Sparc/ |
D | SparcISelLowering.cpp | 3184 unsigned RegSize = PVT.getStoreSize(); in emitEHSjLjLongJmp() local 3237 unsigned RegSize = PVT.getStoreSize(); in emitEHSjLjSetJmp() local
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Sparc/ |
D | SparcISelLowering.cpp | 3215 unsigned RegSize = PVT.getStoreSize(); in emitEHSjLjLongJmp() local 3269 unsigned RegSize = PVT.getStoreSize(); in emitEHSjLjSetJmp() local
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
D | ARMFrameLowering.cpp | 191 int RegSize; in sizeOfSPAdjustment() local
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/SystemZ/ |
D | SystemZInstrInfo.cpp | 1005 unsigned RegSize = 0; member
|