| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/InstPrinter/ |
| D | ARMInstPrinter.cpp | 81 StringRef Annot, const MCSubtargetInfo &STI) { in printInst()
285 const MCSubtargetInfo &STI, raw_ostream &O) { in printOperand()
325 const MCSubtargetInfo &STI, in printThumbLdrLabelOperand()
355 const MCSubtargetInfo &STI, in printSORegRegOperand()
375 const MCSubtargetInfo &STI, in printSORegImmOperand()
392 const MCSubtargetInfo &STI, in printAM2PreOrOffsetIndexOp()
421 const MCSubtargetInfo &STI, in printAddrModeTBB()
433 const MCSubtargetInfo &STI, in printAddrModeTBH()
445 const MCSubtargetInfo &STI, in printAddrMode2Operand()
465 const MCSubtargetInfo &STI, in printAddrMode2OffsetOperand()
[all …]
|
| /external/llvm/lib/Target/ARM/InstPrinter/ |
| D | ARMInstPrinter.cpp | 72 StringRef Annot, const MCSubtargetInfo &STI) { in printInst()
273 const MCSubtargetInfo &STI, raw_ostream &O) { in printOperand()
313 const MCSubtargetInfo &STI, in printThumbLdrLabelOperand()
343 const MCSubtargetInfo &STI, in printSORegRegOperand()
363 const MCSubtargetInfo &STI, in printSORegImmOperand()
380 const MCSubtargetInfo &STI, in printAM2PreOrOffsetIndexOp()
409 const MCSubtargetInfo &STI, in printAddrModeTBB()
421 const MCSubtargetInfo &STI, in printAddrModeTBH()
433 const MCSubtargetInfo &STI, in printAddrMode2Operand()
453 const MCSubtargetInfo &STI, in printAddrMode2OffsetOperand()
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/InstPrinter/ |
| D | AMDGPUInstPrinter.cpp | 31 StringRef Annot, const MCSubtargetInfo &STI) { in printInst()
38 const MCSubtargetInfo &STI, in printU4ImmOperand()
49 const MCSubtargetInfo &STI, in printU16ImmOperand()
81 const MCSubtargetInfo &STI, in printU32ImmOperand()
117 const MCSubtargetInfo &STI, in printOffset()
127 const MCSubtargetInfo &STI, in printOffsetS13()
137 const MCSubtargetInfo &STI, in printOffset0()
146 const MCSubtargetInfo &STI, in printOffset1()
155 const MCSubtargetInfo &STI, in printSMRDOffset8()
161 const MCSubtargetInfo &STI, in printSMRDOffset20()
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/unittests/tools/llvm-exegesis/X86/ |
| D | TargetTest.cpp | 45 const std::unique_ptr<llvm::MCSubtargetInfo> STI( in TEST_F() local
54 const std::unique_ptr<llvm::MCSubtargetInfo> STI( in TEST_F() local
68 const std::unique_ptr<llvm::MCSubtargetInfo> STI( in TEST_F() local
82 const std::unique_ptr<llvm::MCSubtargetInfo> STI( in TEST_F() local
96 const std::unique_ptr<llvm::MCSubtargetInfo> STI( in TEST_F() local
108 const std::unique_ptr<llvm::MCSubtargetInfo> STI( in TEST_F() local
126 const std::unique_ptr<llvm::MCSubtargetInfo> STI( in TEST_F() local
144 const std::unique_ptr<llvm::MCSubtargetInfo> STI( in TEST_F() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/InstPrinter/ |
| D | AArch64InstPrinter.cpp | 62 const MCSubtargetInfo &STI) { in printInst()
697 const MCSubtargetInfo &STI) { in printInst()
749 const MCSubtargetInfo &STI, in printSysAlias()
837 const MCSubtargetInfo &STI, in printOperand()
852 const MCSubtargetInfo &STI, in printImm()
859 const MCSubtargetInfo &STI, in printImmHex()
879 const MCSubtargetInfo &STI, in printVRegOperand()
888 const MCSubtargetInfo &STI, in printSysCROperand()
896 const MCSubtargetInfo &STI, in printAddSubImm()
919 const MCSubtargetInfo &STI, in printLogicalImm()
[all …]
|
| D | AArch64InstPrinter.h | 65 const MCSubtargetInfo &STI, raw_ostream &O) { in printPostIncOperand()
91 const MCSubtargetInfo &STI, raw_ostream &O) { in printMemExtend()
110 const MCSubtargetInfo &STI, raw_ostream &O) { in printUImm12Offset()
116 const MCSubtargetInfo &STI, raw_ostream &O) { in printAMIndexedWB()
|
| /external/llvm/lib/Target/AArch64/InstPrinter/ |
| D | AArch64InstPrinter.cpp | 53 const MCSubtargetInfo &STI) { in printInst()
675 const MCSubtargetInfo &STI) { in printInst()
727 const MCSubtargetInfo &STI, in printSysAlias()
972 const MCSubtargetInfo &STI, in printOperand()
987 const MCSubtargetInfo &STI, in printImm()
994 const MCSubtargetInfo &STI, in printImmHex()
1014 const MCSubtargetInfo &STI, in printVRegOperand()
1023 const MCSubtargetInfo &STI, in printSysCROperand()
1031 const MCSubtargetInfo &STI, in printAddSubImm()
1053 const MCSubtargetInfo &STI, in printLogicalImm32()
[all …]
|
| D | AArch64InstPrinter.h | 60 const MCSubtargetInfo &STI, raw_ostream &O) { in printPostIncOperand()
87 const MCSubtargetInfo &STI, raw_ostream &O) { in printMemExtend()
104 const MCSubtargetInfo &STI, raw_ostream &O) { in printUImm12Offset()
110 const MCSubtargetInfo &STI, raw_ostream &O) { in printAMIndexedWB()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Sparc/InstPrinter/ |
| D | SparcInstPrinter.cpp | 48 StringRef Annot, const MCSubtargetInfo &STI) { in printInst()
55 const MCSubtargetInfo &STI, in printSparcAliasInstr()
109 const MCSubtargetInfo &STI, in printOperand()
141 const MCSubtargetInfo &STI, in printMemOperand()
164 const MCSubtargetInfo &STI, in printCCOperand()
193 const MCSubtargetInfo &STI, in printGetPCX()
|
| /external/llvm/lib/Target/Sparc/InstPrinter/ |
| D | SparcInstPrinter.cpp | 48 StringRef Annot, const MCSubtargetInfo &STI) { in printInst()
55 const MCSubtargetInfo &STI, in printSparcAliasInstr()
109 const MCSubtargetInfo &STI, in printOperand()
141 const MCSubtargetInfo &STI, in printMemOperand()
164 const MCSubtargetInfo &STI, in printCCOperand()
193 const MCSubtargetInfo &STI, in printGetPCX()
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/Disassembler/ |
| D | X86Disassembler.h | 132 X86_16Disassembler(const MCSubtargetInfo &STI) : in X86_16Disassembler()
140 X86_32Disassembler(const MCSubtargetInfo &STI) : in X86_32Disassembler()
148 X86_64Disassembler(const MCSubtargetInfo &STI) : in X86_64Disassembler()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
| D | AMDGPUMCCodeEmitter.h | 45 const MCSubtargetInfo &STI) const { in getMachineOpValue()
51 const MCSubtargetInfo &STI) const { in getSOPPBrEncoding()
57 const MCSubtargetInfo &STI) const { in getSDWASrcEncoding()
63 const MCSubtargetInfo &STI) const { in getSDWAVopcDstEncoding()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/MC/ |
| D | MCSchedule.cpp | 41 int MCSchedModel::computeInstrLatency(const MCSubtargetInfo &STI, in computeInstrLatency()
57 int MCSchedModel::computeInstrLatency(const MCSubtargetInfo &STI, in computeInstrLatency()
68 int MCSchedModel::computeInstrLatency(const MCSubtargetInfo &STI, in computeInstrLatency()
89 MCSchedModel::getReciprocalThroughput(const MCSubtargetInfo &STI, in getReciprocalThroughput()
111 MCSchedModel::getReciprocalThroughput(const MCSubtargetInfo &STI, in getReciprocalThroughput()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/RISCV/InstPrinter/ |
| D | RISCVInstPrinter.cpp | 45 StringRef Annot, const MCSubtargetInfo &STI) { in printInst()
63 const MCSubtargetInfo &STI, in printOperand()
83 const MCSubtargetInfo &STI, in printFenceArg()
97 const MCSubtargetInfo &STI, in printFRMArg()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Nios2/InstPrinter/ |
| D | Nios2InstPrinter.cpp | 33 StringRef Annot, const MCSubtargetInfo &STI) { in printInst()
41 const MCSubtargetInfo &STI, in printOperand()
59 const MCSubtargetInfo &STI, in printMemOperand()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/MCTargetDesc/ |
| D | X86AsmBackend.cpp | 71 const MCSubtargetInfo &STI; member in __anon8fe69d320111::X86AsmBackend
73 X86AsmBackend(const Target &T, const MCSubtargetInfo &STI) in X86AsmBackend()
300 const MCSubtargetInfo &STI, in relaxInstruction()
386 ELFX86AsmBackend(const Target &T, uint8_t OSABI, const MCSubtargetInfo &STI) in ELFX86AsmBackend()
393 const MCSubtargetInfo &STI) in ELFX86_32AsmBackend()
405 const MCSubtargetInfo &STI) in ELFX86_X32AsmBackend()
418 const MCSubtargetInfo &STI) in ELFX86_IAMCUAsmBackend()
431 const MCSubtargetInfo &STI) in ELFX86_64AsmBackend()
445 const MCSubtargetInfo &STI) in WindowsX86AsmBackend()
804 const MCSubtargetInfo &STI, bool Is64Bit) in DarwinX86AsmBackend()
[all …]
|
| /external/llvm/lib/Target/AMDGPU/Utils/ |
| D | AMDGPUBaseInfo.cpp | 151 bool isSI(const MCSubtargetInfo &STI) { in isSI()
155 bool isCI(const MCSubtargetInfo &STI) { in isCI()
159 bool isVI(const MCSubtargetInfo &STI) { in isVI()
163 unsigned getMCReg(unsigned Reg, const MCSubtargetInfo &STI) { in getMCReg()
|
| /external/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| D | HexagonMCShuffler.h | 30 HexagonMCShuffler(MCInstrInfo const &MCII, MCSubtargetInfo const &STI, in HexagonMCShuffler()
38 : HexagonShuffler(MCII, STI) { in HexagonShuffler() argument
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/MCTargetDesc/ |
| D | ARMAsmBackend.h | 25 const MCSubtargetInfo &STI; variable
28 ARMAsmBackend(const Target &T, const MCSubtargetInfo &STI, in ARMAsmBackend()
|
| /external/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
| D | AMDGPUMCCodeEmitter.h | 37 const MCSubtargetInfo &STI) const { in getMachineOpValue()
43 const MCSubtargetInfo &STI) const { in getSOPPBrEncoding()
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcAsmPrinter.cpp | 110 const MCSubtargetInfo &STI) in EmitCall()
120 const MCSubtargetInfo &STI) in EmitSETHI()
131 const MCSubtargetInfo &STI) in EmitBinary()
143 const MCSubtargetInfo &STI) { in EmitOR()
149 const MCSubtargetInfo &STI) { in EmitADD()
155 const MCSubtargetInfo &STI) { in EmitSHL()
165 const MCSubtargetInfo &STI) { in EmitHiLo()
174 const MCSubtargetInfo &STI) in LowerGETPCXAndEmitMCInsts()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Sparc/ |
| D | SparcAsmPrinter.cpp | 108 const MCSubtargetInfo &STI) in EmitCall()
118 const MCSubtargetInfo &STI) in EmitSETHI()
129 const MCSubtargetInfo &STI) in EmitBinary()
141 const MCSubtargetInfo &STI) { in EmitOR()
147 const MCSubtargetInfo &STI) { in EmitADD()
153 const MCSubtargetInfo &STI) { in EmitSHL()
163 const MCSubtargetInfo &STI) { in EmitHiLo()
172 const MCSubtargetInfo &STI) in LowerGETPCXAndEmitMCInsts()
|
| /external/llvm/lib/Target/Mips/MCTargetDesc/ |
| D | MipsTargetStreamer.cpp | 102 const MCSubtargetInfo *STI) { in emitDirectiveCpRestore()
130 const MCSubtargetInfo *STI) { in emitR()
139 SMLoc IDLoc, const MCSubtargetInfo *STI) { in emitRX()
149 SMLoc IDLoc, const MCSubtargetInfo *STI) { in emitRI()
154 SMLoc IDLoc, const MCSubtargetInfo *STI) { in emitRR()
159 SMLoc IDLoc, const MCSubtargetInfo *STI) { in emitII()
170 const MCSubtargetInfo *STI) { in emitRRX()
182 const MCSubtargetInfo *STI) { in emitRRR()
188 const MCSubtargetInfo *STI) { in emitRRI()
194 const MCSubtargetInfo *STI) { in emitAddu()
[all …]
|
| /external/llvm/lib/Target/ARM/MCTargetDesc/ |
| D | ARMAsmBackend.h | 22 const MCSubtargetInfo *STI; variable
31 ~ARMAsmBackend() override { delete STI; } in ~ARMAsmBackend() local
|
| /external/swiftshader/third_party/LLVM/lib/Target/Mips/MCTargetDesc/ |
| D | MipsMCCodeEmitter.cpp | 33 const MCSubtargetInfo &STI; member in __anonea5bcfa80111::MipsMCCodeEmitter
49 const MCSubtargetInfo &STI, in createMipsMCCodeEmitter()
|