Searched defs:ShiftType (Results 1 – 7 of 7) sorted by relevance
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64FastISel.cpp | 1246 AArch64_AM::ShiftExtendType ShiftType = AArch64_AM::InvalidShiftExtend; in emitAddSub() local
1367 AArch64_AM::ShiftExtendType ShiftType, in emitAddSub_rs()
1567 AArch64_AM::ShiftExtendType ShiftType, in emitSubs_rs()
|
| /external/swiftshader/third_party/LLVM/lib/Target/ARM/AsmParser/ |
| D | ARMAsmParser.cpp | 333 ARM_AM::ShiftOpc ShiftType; // Shift type for OffsetReg member
1610 ARM_AM::ShiftOpc ShiftType, in CreateMem()
3245 ARM_AM::ShiftOpc ShiftType = ARM_AM::no_shift; in parseMemory() local
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64FastISel.cpp | 1200 AArch64_AM::ShiftExtendType ShiftType = AArch64_AM::InvalidShiftExtend; in emitAddSub() local
1317 AArch64_AM::ShiftExtendType ShiftType, in emitAddSub_rs()
1513 AArch64_AM::ShiftExtendType ShiftType, in emitSubs_rs()
|
| /external/vixl/src/aarch32/ |
| D | instructions-aarch32.h | 1051 enum ShiftType { LSL = 0x0, LSR = 0x1, ASR = 0x2, ROR = 0x3, RRX = 0x4 }; enum
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/AsmParser/ |
| D | ARMAsmParser.cpp | 749 ARM_AM::ShiftOpc ShiftType; // Shift type for OffsetReg member
3120 unsigned OffsetRegNum, ARM_AM::ShiftOpc ShiftType, in CreateMem()
5205 ARM_AM::ShiftOpc ShiftType = ARM_AM::no_shift; in parseMemory() local
|
| /external/llvm/lib/Target/ARM/AsmParser/ |
| D | ARMAsmParser.cpp | 515 ARM_AM::ShiftOpc ShiftType; // Shift type for OffsetReg member
2804 unsigned OffsetRegNum, ARM_AM::ShiftOpc ShiftType, in CreateMem()
4992 ARM_AM::ShiftOpc ShiftType = ARM_AM::no_shift; in parseMemory() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Transforms/InstCombine/ |
| D | InstCombineCompares.cpp | 1810 Type *ShiftType = Shl->getType(); in foldICmpShlOne() local
|