| /external/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| D | HexagonMCDuplexInfo.cpp | 178 unsigned DstReg, PredReg, SrcReg, Src1Reg, Src2Reg; in getDuplexCandidateGroup() local
|
| D | HexagonMCCompound.cpp | 84 unsigned DstReg, SrcReg, Src1Reg, Src2Reg; in getCompoundCandidateGroup() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| D | HexagonMCCompound.cpp | 82 unsigned DstReg, SrcReg, Src1Reg, Src2Reg; in getCompoundCandidateGroup() local
|
| D | HexagonMCDuplexInfo.cpp | 186 unsigned DstReg, PredReg, SrcReg, Src1Reg, Src2Reg; in getDuplexCandidateGroup() local
|
| /external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
| D | MLxExpansionPass.cpp | 212 unsigned Src1Reg = MI->getOperand(2).getReg(); in ExpandFPMLxInstruction() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
| D | MLxExpansionPass.cpp | 278 unsigned Src1Reg = MI->getOperand(2).getReg(); in ExpandFPMLxInstruction() local
|
| /external/llvm/lib/Target/ARM/ |
| D | MLxExpansionPass.cpp | 278 unsigned Src1Reg = MI->getOperand(2).getReg(); in ExpandFPMLxInstruction() local
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonInstrInfo.cpp | 1139 unsigned Src1Reg = MI.getOperand(1).getReg(); in expandPostRAPseudo() local
1163 unsigned Src1Reg = MI.getOperand(1).getReg(); in expandPostRAPseudo() local
1193 unsigned Src1Reg = MI.getOperand(1).getReg(); in expandPostRAPseudo() local
3304 unsigned DstReg, SrcReg, Src1Reg, Src2Reg; in getCompoundCandidateGroup() local
3638 unsigned DstReg, SrcReg, Src1Reg, Src2Reg; in getDuplexCandidateGroup() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
| D | HexagonInstrInfo.cpp | 1167 unsigned Src1Reg = MI.getOperand(1).getReg(); in expandPostRAPseudo() local
1191 unsigned Src1Reg = MI.getOperand(1).getReg(); in expandPostRAPseudo() local
3238 unsigned DstReg, SrcReg, Src1Reg, Src2Reg; in getCompoundCandidateGroup() local
3670 unsigned DstReg, SrcReg, Src1Reg, Src2Reg; in getDuplexCandidateGroup() local
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsFastISel.cpp | 994 unsigned Src1Reg = getRegForValue(SI->getTrueValue()); in selectSelect() local
1685 unsigned Src1Reg = getRegForValue(I->getOperand(1)); in selectDivRem() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
| D | MipsFastISel.cpp | 1032 unsigned Src1Reg = getRegForValue(SI->getTrueValue()); in selectSelect() local
1911 unsigned Src1Reg = getRegForValue(I->getOperand(1)); in selectDivRem() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64FastISel.cpp | 2647 unsigned Src1Reg = getRegForValue(Src1Val); in optimizeSelect() local
2777 unsigned Src1Reg = getRegForValue(SI->getTrueValue()); in selectSelect() local
4573 unsigned Src1Reg = getRegForValue(I->getOperand(1)); in selectRem() local
4651 unsigned Src1Reg = getRegForValue(I->getOperand(1)); in selectMul() local
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64FastISel.cpp | 2558 unsigned Src1Reg = getRegForValue(Src1Val); in optimizeSelect() local
2688 unsigned Src1Reg = getRegForValue(SI->getTrueValue()); in selectSelect() local
4487 unsigned Src1Reg = getRegForValue(I->getOperand(1)); in selectRem() local
4565 unsigned Src1Reg = getRegForValue(I->getOperand(1)); in selectMul() local
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SIInstrInfo.cpp | 1265 unsigned Src1Reg = Src1->getReg(); in FoldImmediate() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
| D | SIInstrInfo.cpp | 2042 unsigned Src1Reg = Src1->getReg(); in FoldImmediate() local
|