Home
last modified time | relevance | path

Searched defs:SubRC (Results 1 – 15 of 15) sorted by relevance

/external/llvm/lib/CodeGen/GlobalISel/
DRegisterBank.cpp40 const TargetRegisterClass &SubRC = *TRI.getRegClass(RCId); in verify() local
DRegisterBankInfo.cpp141 const TargetRegisterClass *SubRC = TRI.getRegClass(SubRCId); in addRegBankCoverage() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/GlobalISel/
DRegisterBank.cpp45 const TargetRegisterClass &SubRC = *TRI.getRegClass(RCId); in verify() local
/external/swiftshader/third_party/LLVM/utils/TableGen/
DCodeGenRegisters.h157 void setSubClassWithSubReg(Record *SubIdx, CodeGenRegisterClass *SubRC) { in setSubClassWithSubReg()
DCodeGenRegisters.cpp476 CodeGenRegisterClass *SubRC = RegClasses[s]; in computeSubClasses() local
/external/llvm/lib/CodeGen/
DTargetRegisterInfo.cpp117 const TargetRegisterClass *SubRC = getRegClass(It.getID()); in getAllocatableClass() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DTargetRegisterInfo.cpp180 const TargetRegisterClass *SubRC = getRegClass(It.getID()); in getAllocatableClass() local
/external/swiftshader/third_party/llvm-7.0/llvm/utils/TableGen/
DCodeGenRegisters.cpp943 CodeGenRegisterClass &SubRC = *I2; in computeSubClasses() local
2141 CodeGenRegisterClass *SubRC = in inferSubClassWithSubReg() local
2186 CodeGenRegisterClass &SubRC = *I; in inferMatchingSuperRegClass() local
DRISCVCompressInstEmitter.cpp156 CodeGenRegisterClass SubRC = Target.getRegisterClass(DagOpType); in validateTypes() local
DCodeGenRegisters.h393 CodeGenRegisterClass *SubRC) { in setSubClassWithSubReg()
/external/llvm/utils/TableGen/
DCodeGenRegisters.cpp861 CodeGenRegisterClass &SubRC = *I2; in computeSubClasses() local
1938 CodeGenRegisterClass *SubRC = in inferSubClassWithSubReg() local
1983 CodeGenRegisterClass &SubRC = *I; in inferMatchingSuperRegClass() local
DCodeGenRegisters.h354 CodeGenRegisterClass *SubRC) { in setSubClassWithSubReg()
/external/llvm/lib/Target/AMDGPU/
DSIRegisterInfo.cpp832 const TargetRegisterClass *SubRC, in getPhysRegSubReg()
/external/llvm/lib/Target/AArch64/
DAArch64InstrInfo.cpp3481 const TargetRegisterClass *SubRC; in genAlternativeCodeSequence() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64InstrInfo.cpp4249 const TargetRegisterClass *SubRC; in genAlternativeCodeSequence() local