Home
last modified time | relevance | path

Searched defs:Writes (Results 1 – 17 of 17) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/utils/TableGen/
DCodeGenSchedule.cpp494 IdxVec &Writes, IdxVec &Reads) const { in findRWs()
612 IdxVec Writes, Reads; in collectSchedClasses() local
677 IdxVec Writes; in collectSchedClasses() local
989 IdxVec Writes, Reads; in inferFromItinClass() local
1011 IdxVec Writes, Reads; in inferFromInstRWs() local
1573 IdxVec Writes, Reads; in collectProcResources() local
1729 IdxVec Writes, Reads; in collectItinProcResources() local
1771 void CodeGenSchedModels::collectRWResources(ArrayRef<unsigned> Writes, in collectRWResources()
DCodeGenSchedule.h130 IdxVec Writes; member
DSubtargetEmitter.cpp1032 IdxVec Writes = SC.Writes; in GenSchedClassTables() local
/external/llvm/utils/TableGen/
DCodeGenSchedule.cpp383 IdxVec &Writes, IdxVec &Reads) const { in findRWs()
509 IdxVec Writes, Reads; in collectSchedClasses() local
567 IdxVec Writes; in collectSchedClasses() local
589 ArrayRef<unsigned> Writes, in findSchedClassIdx()
884 IdxVec Writes, Reads; in inferFromItinClass() local
907 IdxVec Writes, Reads; in inferFromInstRWs() local
1463 IdxVec Writes, Reads; in collectProcResources() local
1617 IdxVec Writes, Reads; in collectItinProcResources() local
1660 void CodeGenSchedModels::collectRWResources(ArrayRef<unsigned> Writes, in collectRWResources()
DCodeGenSchedule.h132 IdxVec Writes; member
DSubtargetEmitter.cpp852 IdxVec Writes = SC.Writes; in GenSchedClassTables() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMParallelDSP.cpp495 Instructions &Writes) { in AliasCandidates()
508 Instructions &Writes, OpChainList &MACCandidates) { in AreAliased()
618 Instructions Reads, Writes; in MatchSMLAD() local
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DMachineInstrBundle.h157 bool Writes; member
/external/llvm/include/llvm/CodeGen/
DMachineInstrBundle.h158 bool Writes; member
/external/swiftshader/third_party/llvm-7.0/llvm/tools/llvm-mca/
DInstruction.h188 void setDependentWrites(unsigned Writes) { in setDependentWrites()
256 std::vector<WriteDescriptor> Writes; // Implicit writes are at the end. member
DRegisterFile.cpp245 void RegisterFile::collectWrites(SmallVectorImpl<WriteRef> &Writes, in collectWrites()
/external/swiftshader/third_party/LLVM/lib/CodeGen/
DInlineSpiller.cpp866 bool Reads, Writes; in reMaterializeFor() local
1126 bool Reads, Writes; in spillAroundUses() local
DRegisterCoalescer.cpp942 bool Reads, Writes; in UpdateRegDefsUses() local
/external/llvm/lib/CodeGen/
DRegisterCoalescer.cpp1276 bool Reads, Writes; in updateRegDefsUses() local
DMachinePipeliner.cpp3651 bool Reads, Writes; in orderDependence() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DRegisterCoalescer.cpp1559 bool Reads, Writes; in updateRegDefsUses() local
DMachinePipeliner.cpp3795 bool Reads, Writes; in orderDependence() local