Home
last modified time | relevance | path

Searched defs:_bit (Results 1 – 8 of 8) sorted by relevance

/external/u-boot/drivers/reset/
Dsti-reset.c79 #define STIH407_SRST_CORE(_reg, _bit) \ argument
82 #define STIH407_SRST_SBC(_reg, _bit) \ argument
85 #define STIH407_SRST_LPM(_reg, _bit) \ argument
88 #define STIH407_PDN_0(_bit) \ argument
90 #define STIH407_PDN_1(_bit) \ argument
92 #define STIH407_PDN_ETH(_bit, _stat) \ argument
Dreset-uniphier.c27 #define UNIPHIER_RESET(_id, _reg, _bit) \ argument
34 #define UNIPHIER_RESETX(_id, _reg, _bit) \ argument
/external/u-boot/drivers/clk/uniphier/
Dclk-uniphier.h59 #define UNIPHIER_CLK_GATE(_id, _parent, _reg, _bit) \ argument
70 #define UNIPHIER_CLK_GATE_SIMPLE(_id, _reg, _bit) \ argument
/external/u-boot/drivers/clk/
Dclk_meson.h18 #define MESON_GATE(id, _reg, _bit) \ argument
/external/u-boot/arch/riscv/include/asm/
Dencoding.h170 #define set_csr(reg, _bit) ({ unsigned long __tmp; \ argument
178 #define clear_csr(reg, _bit) ({ unsigned long __tmp; \ argument
/external/iw/
Dutil.c647 #define PRINT_VHT_CAPA(_bit, _str) \ in print_vht_info() argument
/external/u-boot/arch/arm/cpu/armv7/bcm281xx/
Dclk-core.h382 #define TRIGGER(_offset, _bit) \ argument
/external/u-boot/arch/arm/cpu/armv7/bcm235xx/
Dclk-core.h382 #define TRIGGER(_offset, _bit) \ argument