Home
last modified time | relevance | path

Searched defs:ccsr_scfg (Results 1 – 3 of 3) sorted by relevance

/external/u-boot/arch/arm/include/asm/arch-ls102xa/
Dimmap_ls102xa.h192 struct ccsr_scfg { struct
193 u32 dpslpcr;
194 u32 resv0[2];
195 u32 etsecclkdpslpcr;
196 u32 resv1[5];
197 u32 fuseovrdcr;
198 u32 pixclkcr;
199 u32 resv2[5];
200 u32 spimsicr;
201 u32 resv3[6];
[all …]
/external/u-boot/arch/arm/include/asm/arch-fsl-layerscape/
Dimmap_lsch2.h423 struct ccsr_scfg { struct
424 u8 res_000[0x100-0x000];
425 u32 usb2_icid;
426 u32 usb3_icid;
427 u8 res_108[0x114-0x108];
428 u32 dma_icid;
429 u32 sata_icid;
430 u32 usb1_icid;
431 u32 qe_icid;
432 u32 sdhc_icid;
[all …]
/external/u-boot/arch/powerpc/include/asm/
Dimmap_85xx.h3125 struct ccsr_scfg { struct
3126 u32 dpslpcr; /* 0x000 Deep Sleep Control register */
3127 u32 usb1dpslpcsr;/* 0x004 USB1 Deep Sleep Control Status register */
3128 u32 usb2dpslpcsr;/* 0x008 USB2 Deep Sleep Control Status register */
3129 u32 fmclkdpslpcr;/* 0x00c FM Clock Deep Sleep Control register */
3130 u32 res1[4];
3131 u32 esgmiiselcr;/* 0x020 Ethernet Switch SGMII Select Control reg */
3132 u32 res2;
3133 u32 pixclkcr; /* 0x028 Pixel Clock Control register */
3134 u32 res3[245];
[all …]