Home
last modified time | relevance | path

Searched defs:cpcon (Results 1 – 9 of 9) sorted by relevance

/external/autotest/site_utils/
Dcloud_console_client_unittest.py14 from autotest_lib.site_utils import cloud_console_pb2 as cpcon unknown
Dcloud_console_client.py18 from autotest_lib.site_utils import cloud_console_pb2 as cpcon unknown
/external/u-boot/arch/arm/mach-tegra/
Dcpu.h63 u8 cpcon; member
Dclock.c90 u32 *divp, u32 *cpcon, u32 *lfcon) in clock_ll_read_pll()
114 u32 divp, u32 cpcon, u32 lfcon) in clock_start_pll()
588 int clock_set_rate(enum clock_id clkid, u32 n, u32 m, u32 p, u32 cpcon) in clock_set_rate()
Dcpu.c171 u32 divp, u32 cpcon) in pllx_set_rate()
/external/u-boot/arch/arm/include/asm/arch-tegra/
Dwarmboot.h90 u32 cpcon:4; member
/external/u-boot/arch/arm/mach-tegra/tegra124/
Dclock.c963 unsigned int m = 1, n = 200, cpcon = 13; in tegra_plle_enable() local
1066 u32 divm, divn, divp, cpcon; in clock_set_display_rate() local
/external/u-boot/arch/arm/mach-tegra/tegra20/
Dwarmboot.c153 u32 divm, divn, divp, cpcon, lfcon; in warmboot_save_sdram_params() local
/external/u-boot/arch/arm/mach-tegra/tegra30/
Dclock.c707 unsigned int cpcon = 11, p = 18, n = 150, m = 1, timeout = 1000; in tegra_plle_enable() local