• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /*
2  Copyright (C) Intel Corp.  2006.  All Rights Reserved.
3  Intel funded Tungsten Graphics to
4  develop this 3D driver.
5 
6  Permission is hereby granted, free of charge, to any person obtaining
7  a copy of this software and associated documentation files (the
8  "Software"), to deal in the Software without restriction, including
9  without limitation the rights to use, copy, modify, merge, publish,
10  distribute, sublicense, and/or sell copies of the Software, and to
11  permit persons to whom the Software is furnished to do so, subject to
12  the following conditions:
13 
14  The above copyright notice and this permission notice (including the
15  next paragraph) shall be included in all copies or substantial
16  portions of the Software.
17 
18  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
19  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
20  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
21  IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
22  LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
23  OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
24  WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
25 
26  **********************************************************************/
27  /*
28   * Authors:
29   *   Keith Whitwell <keithw@vmware.com>
30   */
31 
32 
33 #include "brw_fs.h"
34 
35 
36 #undef P                        /* prompted depth */
37 #undef C                        /* computed */
38 #undef N                        /* non-promoted? */
39 
40 #define P 0
41 #define C 1
42 #define N 2
43 
44 static const struct {
45    GLuint mode:2;
46    GLuint sd_present:1;
47    GLuint sd_to_rt:1;
48    GLuint dd_present:1;
49    GLuint ds_present:1;
50 } wm_iz_table[BRW_WM_IZ_BIT_MAX] =
51 {
52  { P, 0, 0, 0, 0 },
53  { P, 0, 0, 0, 0 },
54  { P, 0, 0, 0, 0 },
55  { P, 0, 0, 0, 0 },
56  { P, 0, 0, 0, 0 },
57  { N, 1, 1, 0, 0 },
58  { N, 0, 1, 0, 0 },
59  { N, 0, 1, 0, 0 },
60  { P, 0, 0, 0, 0 },
61  { P, 0, 0, 0, 0 },
62  { C, 0, 1, 1, 0 },
63  { C, 0, 1, 1, 0 },
64  { P, 0, 0, 0, 0 },
65  { N, 1, 1, 0, 0 },
66  { C, 0, 1, 1, 0 },
67  { C, 0, 1, 1, 0 },
68  { P, 0, 0, 0, 0 },
69  { P, 0, 0, 0, 0 },
70  { P, 0, 0, 0, 0 },
71  { P, 0, 0, 0, 0 },
72  { P, 0, 0, 0, 0 },
73  { N, 1, 1, 0, 0 },
74  { N, 0, 1, 0, 0 },
75  { N, 0, 1, 0, 0 },
76  { P, 0, 0, 0, 0 },
77  { P, 0, 0, 0, 0 },
78  { C, 0, 1, 1, 0 },
79  { C, 0, 1, 1, 0 },
80  { P, 0, 0, 0, 0 },
81  { N, 1, 1, 0, 0 },
82  { C, 0, 1, 1, 0 },
83  { C, 0, 1, 1, 0 },
84  { P, 0, 0, 0, 0 },
85  { P, 0, 0, 0, 0 },
86  { P, 0, 0, 0, 0 },
87  { P, 0, 0, 0, 0 },
88  { P, 0, 0, 0, 0 },
89  { N, 1, 1, 0, 1 },
90  { N, 0, 1, 0, 1 },
91  { N, 0, 1, 0, 1 },
92  { P, 0, 0, 0, 0 },
93  { P, 0, 0, 0, 0 },
94  { C, 0, 1, 1, 1 },
95  { C, 0, 1, 1, 1 },
96  { P, 0, 0, 0, 0 },
97  { N, 1, 1, 0, 1 },
98  { C, 0, 1, 1, 1 },
99  { C, 0, 1, 1, 1 },
100  { P, 0, 0, 0, 0 },
101  { C, 0, 0, 0, 1 },
102  { P, 0, 0, 0, 0 },
103  { C, 0, 1, 0, 1 },
104  { P, 0, 0, 0, 0 },
105  { C, 1, 1, 0, 1 },
106  { C, 0, 1, 0, 1 },
107  { C, 0, 1, 0, 1 },
108  { P, 0, 0, 0, 0 },
109  { C, 1, 1, 1, 1 },
110  { C, 0, 1, 1, 1 },
111  { C, 0, 1, 1, 1 },
112  { P, 0, 0, 0, 0 },
113  { C, 1, 1, 1, 1 },
114  { C, 0, 1, 1, 1 },
115  { C, 0, 1, 1, 1 }
116 };
117 
118 /**
119  * \param line_aa  BRW_WM_AA_NEVER, BRW_WM_AA_ALWAYS or BRW_WM_AA_SOMETIMES
120  * \param lookup  bitmask of BRW_WM_IZ_* flags
121  */
setup_fs_payload_gen4()122 void fs_visitor::setup_fs_payload_gen4()
123 {
124    assert(stage == MESA_SHADER_FRAGMENT);
125    struct brw_wm_prog_data *prog_data = brw_wm_prog_data(this->prog_data);
126    brw_wm_prog_key *key = (brw_wm_prog_key*) this->key;
127    GLuint reg = 2;
128    bool kill_stats_promoted_workaround = false;
129    int lookup = key->iz_lookup;
130 
131    assert(lookup < BRW_WM_IZ_BIT_MAX);
132 
133    /* Crazy workaround in the windowizer, which we need to track in
134     * our register allocation and render target writes.  See the "If
135     * statistics are enabled..." paragraph of 11.5.3.2: Early Depth
136     * Test Cases [Pre-DevGT] of the 3D Pipeline - Windower B-Spec.
137     */
138    if (key->stats_wm &&
139        (lookup & BRW_WM_IZ_PS_KILL_ALPHATEST_BIT) &&
140        wm_iz_table[lookup].mode == P) {
141       kill_stats_promoted_workaround = true;
142    }
143 
144    prog_data->uses_src_depth =
145       (nir->info.inputs_read & (1 << VARYING_SLOT_POS)) != 0;
146    if (wm_iz_table[lookup].sd_present || prog_data->uses_src_depth ||
147        kill_stats_promoted_workaround) {
148       payload.source_depth_reg = reg;
149       reg += 2;
150    }
151 
152    if (wm_iz_table[lookup].sd_to_rt || kill_stats_promoted_workaround)
153       source_depth_to_render_target = true;
154 
155    if (wm_iz_table[lookup].ds_present || key->line_aa != BRW_WM_AA_NEVER) {
156       payload.aa_dest_stencil_reg = reg;
157       runtime_check_aads_emit =
158          !wm_iz_table[lookup].ds_present && key->line_aa == BRW_WM_AA_SOMETIMES;
159       reg++;
160    }
161 
162    if (wm_iz_table[lookup].dd_present) {
163       payload.dest_depth_reg = reg;
164       reg+=2;
165    }
166 
167    payload.num_regs = reg;
168 }
169