Home
last modified time | relevance | path

Searched refs:GetId (Results 1 – 25 of 36) sorted by relevance

12

/art/compiler/optimizing/
Dgraph_checker.cc156 last_instruction->GetId())); in VisitBasicBlock()
173 current->GetId())); in VisitBasicBlock()
190 current->GetId())); in VisitBasicBlock()
247 try_entry.GetId())); in VisitBasicBlock()
264 stored_try_entry.GetId(), in VisitBasicBlock()
271 stored_try_entry.GetId(), in VisitBasicBlock()
273 incoming_try_entry->GetId(), in VisitBasicBlock()
281 incoming_try_entry->GetId(), in VisitBasicBlock()
297 check->GetId())); in VisitBoundsCheck()
325 try_boundary->GetId(), in VisitTryBoundary()
[all …]
Dpretty_printer.h32 PrintInt(instruction->GetId()); in PrintPreInstruction()
53 PrintInt(input->GetId()); in PrintPostInstruction()
66 PrintInt(use.GetUser()->GetId()); in PrintPostInstruction()
134 PrintInt(gota->GetId()); in VisitGoto()
Dcode_sinking.cc129 !processed_instructions.IsBitSet(instruction->GetId()) && in AddInstruction()
316 if (processed_instructions.IsBitSet(instruction->GetId())) { in SinkCodeToUncommonBranch()
328 !instructions_that_can_move.IsBitSet(user->GetId())) { in SinkCodeToUncommonBranch()
335 if (processed_instructions.IsBitSet(user->GetId()) || in SinkCodeToUncommonBranch()
364 processed_instructions.SetBit(instruction->GetId()); in SinkCodeToUncommonBranch()
369 instructions_that_can_move.SetBit(instruction->GetId()); in SinkCodeToUncommonBranch()
371 processed_instructions.SetBit(instruction->GetId()); in SinkCodeToUncommonBranch()
408 if (!instructions_that_can_move.IsBitSet(instruction->InputAt(0)->GetId())) { in SinkCodeToUncommonBranch()
Dssa_phi_elimination.cc169 visited_phis_in_cycle.SetBit(phi->GetId()); in Run()
199 if (!visited_phis_in_cycle.IsBitSet(input->GetId())) { in Run()
201 visited_phis_in_cycle.SetBit(input->GetId()); in Run()
250 if (user->IsPhi() && !visited_phis_in_cycle.IsBitSet(user->GetId())) { in Run()
Dgraph_visualizer.cc601 input_list.NewEntryStream() << DataType::TypeId(input->GetType()) << input->GetId(); in PrintInstruction()
620 vregs.NewEntryStream() << DataType::TypeId(insn->GetType()) << insn->GetId(); in PrintInstruction()
709 << instruction->DebugName() << instruction->GetId() << " has invalid rti " in PrintInstruction()
733 << DataType::TypeId(instruction->GetType()) << instruction->GetId() << " "; in PrintInstructions()
856 output_ << instruction->GetId() << " " << DataType::TypeId(instruction->GetType()) in VisitBasicBlock()
857 << instruction->GetId() << "[ "; in VisitBasicBlock()
859 output_ << input->GetId() << " "; in VisitBasicBlock()
Dcode_generator_x86.h168 << " (id " << instruction->GetId() << ")"; in FOR_EACH_CONCRETE_INSTRUCTION_X86()
200 << " (id " << instruction->GetId() << ")"; in FOR_EACH_CONCRETE_INSTRUCTION_X86()
485 method_address_offset_.Put(method_base->GetId(), offset); in AddMethodAddressOffset()
489 return method_address_offset_.Get(method_base->GetId()); in GetMethodAddressOffset()
Dgraph_test.cc287 ASSERT_NE(first_instruction->GetId(), -1); in TEST_F()
300 ASSERT_NE(second_instruction->GetId(), -1); in TEST_F()
Dcode_generator_vector_arm_vixl.cc164 LOG(FATAL) << "No SIMD for " << instruction->GetId(); in VisitVecCnv()
469 LOG(FATAL) << "No SIMD for " << instruction->GetId(); in VisitVecDiv()
582 LOG(FATAL) << "No SIMD for " << instruction->GetId(); in VisitVecAndNot()
814 LOG(FATAL) << "No SIMD for " << instruction->GetId(); in VisitVecMultiplyAccumulate()
858 LOG(FATAL) << "No SIMD for " << instruction->GetId(); in VisitVecDotProd()
862 LOG(FATAL) << "No SIMD for " << instruction->GetId(); in VisitVecDotProd()
Dregister_allocation_resolver.cc392 << '(' << interval->GetDefinedBy()->GetId() << ')' in ConnectSiblings()
394 << '(' << safepoint_position->GetInstruction()->GetId() << ')'; in ConnectSiblings()
447 << defined_by->DebugName() << ":" << defined_by->GetId() in ConnectSplitSiblings()
Dssa_liveness_analysis.cc117 << "Instruction " << current->DebugName() << current->GetId() in RecursivelyProcessInputs()
119 << input->DebugName() << input->GetId() << " does not produce one."; in RecursivelyProcessInputs()
Dbounds_check_elimination.cc584 if (map->find(instruction->GetId()) != map->end()) { in LookupValueRange()
585 return map->Get(instruction->GetId()); in LookupValueRange()
599 GetValueRangeMap(basic_block)->Overwrite(instruction->GetId(), range); in AssignRange()
923 if (first_index_bounds_check_map_.find(array_length->GetId()) == in VisitBoundsCheck()
928 first_index_bounds_check_map_.Put(array_length->GetId(), bounds_check); in VisitBoundsCheck()
1268 first_index_bounds_check_map_.Get(array_length->GetId())->AsBoundsCheck(); in AddCompareWithDeoptimization()
Dssa_builder.cc82 << " found for phi" << phi->GetId(); in EquivalentPhisCleanup()
426 size_t id = use.GetUser()->GetHolder()->GetId(); in HasAliasInEnvironments()
Dcode_generator_x86_64.h170 << " (id " << instruction->GetId() << ")"; in FOR_EACH_CONCRETE_INSTRUCTION_X86_64()
202 << " (id " << instruction->GetId() << ")"; in FOR_EACH_CONCRETE_INSTRUCTION_X86_64()
Dnodes.cc974 DCHECK_EQ(replacement->GetId(), -1); in ReplaceAndRemoveInstructionWith()
995 DCHECK_EQ(instruction->GetId(), -1); in Add()
1013 DCHECK_EQ(instruction->GetId(), -1); in InsertInstructionBefore()
1014 DCHECK_NE(cursor->GetId(), -1); in InsertInstructionBefore()
1026 DCHECK_EQ(instruction->GetId(), -1); in InsertInstructionAfter()
1027 DCHECK_NE(cursor->GetId(), -1); in InsertInstructionAfter()
1038 DCHECK_EQ(phi->GetId(), -1); in InsertPhiAfter()
1039 DCHECK_NE(cursor->GetId(), -1); in InsertPhiAfter()
3135 os << rhs.GetInstruction()->DebugName() << ' ' << rhs.GetInstruction()->GetId(); in operator <<()
Dcode_generator_mips64.h185 << " (id " << instruction->GetId() << ")"; in FOR_EACH_CONCRETE_INSTRUCTION_MIPS64()
219 << " (id " << instruction->GetId() << ")"; in FOR_EACH_CONCRETE_INSTRUCTION_MIPS64()
Dcode_generator_mips.h188 << " (id " << instruction->GetId() << ")"; in FOR_EACH_CONCRETE_INSTRUCTION_MIPS()
222 << " (id " << instruction->GetId() << ")"; in FOR_EACH_CONCRETE_INSTRUCTION_MIPS()
Dcode_generator_vector_mips64.cc446 LOG(FATAL) << "Unsupported SIMD " << instruction->GetId(); in VisitVecSaturationAdd()
536 LOG(FATAL) << "Unsupported SIMD " << instruction->GetId(); in VisitVecSaturationSub()
755 LOG(FATAL) << "No SIMD for " << instruction->GetId(); in VisitVecAndNot()
1276 LOG(FATAL) << "No SIMD for " << instruction->GetId(); in VisitVecDotProd()
1280 LOG(FATAL) << "No SIMD for " << instruction->GetId(); in VisitVecDotProd()
Dcode_generator_vector_mips.cc447 LOG(FATAL) << "Unsupported SIMD " << instruction->GetId(); in VisitVecSaturationAdd()
537 LOG(FATAL) << "Unsupported SIMD " << instruction->GetId(); in VisitVecSaturationSub()
756 LOG(FATAL) << "No SIMD for " << instruction->GetId(); in VisitVecAndNot()
1278 LOG(FATAL) << "No SIMD for " << instruction->GetId(); in VisitVecDotProd()
1282 LOG(FATAL) << "No SIMD for " << instruction->GetId(); in VisitVecDotProd()
/art/runtime/verifier/
Dregister_line-inl.h51 line_[vdst] = new_type.GetId(); in SetRegisterType()
75 line_[vdst] = new_type1.GetId(); in SetRegisterTypeWide()
76 line_[vdst + 1] = new_type2.GetId(); in SetRegisterTypeWide()
85 result_[0] = reg_types->Undefined().GetId(); in SetResultTypeToUnknown()
92 result_[0] = new_type.GetId(); in SetResultRegisterType()
93 result_[1] = verifier->GetRegTypeCache()->Undefined().GetId(); in SetResultRegisterType()
99 result_[0] = new_type1.GetId(); in SetResultRegisterTypeWide()
100 result_[1] = new_type2.GetId(); in SetResultRegisterTypeWide()
Dregister_line.cc103 line_[i] = init_type.GetId(); in MarkRefsAsInitialized()
116 uint16_t conflict_type_id = verifier->GetRegTypeCache()->Conflict().GetId(); in MarkAllRegistersAsConflicts()
123 uint16_t conflict_type_id = verifier->GetRegTypeCache()->Conflict().GetId(); in MarkAllRegistersAsConflictsExcept()
132 uint16_t conflict_type_id = verifier->GetRegTypeCache()->Conflict().GetId(); in MarkAllRegistersAsConflictsExceptWide()
161 line_[i] = verifier->GetRegTypeCache()->Conflict().GetId(); in MarkUninitRefsAsInvalid()
176 result_[0] = verifier->GetRegTypeCache()->Undefined().GetId(); in CopyResultRegister1()
193 result_[0] = verifier->GetRegTypeCache()->Undefined().GetId(); in CopyResultRegister2()
194 result_[1] = verifier->GetRegTypeCache()->Undefined().GetId(); in CopyResultRegister2()
440 line_[idx] = new_type.GetId(); in MergeRegisters()
Dreg_type_cache.cc74 DCHECK_EQ(entries_.size(), small_precise_constants_[i]->GetId()); in FillPrimitiveAndSmallConstantTypes()
399 types.SetBit(left.GetId()); in FromUnresolvedMerge()
417 types.SetBit(right.GetId()); in FromUnresolvedMerge()
481 if (unresolved_super_child_id == child.GetId()) { in FromUnresolvedSuperClass()
486 return AddEntry(new (&allocator_) UnresolvedSuperClass(child.GetId(), this, entries_.size())); in FromUnresolvedSuperClass()
Dreg_type_test.cc482 EXPECT_EQ(ref_type.GetId(), ref_type_3.GetId()); in TEST_F()
506 EXPECT_TRUE(unresolved_parts.IsBitSet(ref_type_0.GetId())); in TEST_F()
507 EXPECT_TRUE(unresolved_parts.IsBitSet(ref_type_1.GetId())); in TEST_F()
Dreg_type.h200 uint16_t GetId() const { return cache_id_; } in GetId() function
243 bool Equals(const RegType& other) const { return GetId() == other.GetId(); } in Equals()
/art/runtime/jdwp/
Djdwp.h476 uint32_t GetId() { return id_; } in GetId() function
Djdwp_handler.cc118 JDWP::JdwpError error = Dbg::PrepareInvokeMethod(request->GetId(), thread_id, object_id, in RequestInvoke()
1593 result += StringPrintf(" (length=%zu id=0x%06x)", request->GetLength(), request->GetId()); in DescribeCommand()
1686 Set4BE(replyBuf + kJDWPHeaderIdOffset, request->GetId()); in ProcessRequest()
1690 CHECK_GT(expandBufGetLength(pReply), 0U) << GetCommandName(request) << " " << request->GetId(); in ProcessRequest()

12