Home
last modified time | relevance | path

Searched refs:arm64 (Results 1 – 25 of 66) sorted by relevance

123

/art/runtime/arch/arm64/
Dcallee_save_frame_arm64.h29 namespace arm64 {
36 (1 << art::arm64::LR);
39 (1 << art::arm64::X20) | (1 << art::arm64::X21) | (1 << art::arm64::X22) |
40 (1 << art::arm64::X23) | (1 << art::arm64::X24) | (1 << art::arm64::X25) |
41 (1 << art::arm64::X26) | (1 << art::arm64::X27) | (1 << art::arm64::X28) |
42 (1 << art::arm64::X29);
45 (1 << art::arm64::X1) | (1 << art::arm64::X2) | (1 << art::arm64::X3) |
46 (1 << art::arm64::X4) | (1 << art::arm64::X5) | (1 << art::arm64::X6) |
47 (1 << art::arm64::X7);
49 (1 << art::arm64::X19);
[all …]
Dregisters_arm64.cc22 namespace arm64 { namespace
/art/test/655-checker-simd-arm-opt/
Dinfo.txt1 Checker test for arm and arm64 simd optimizations.
/art/test/527-checker-array-access-split/
Dinfo.txt1 Test arm- and arm64-specific array access optimization.
/art/test/550-checker-multiply-accumulate/
Dinfo.txt1 Test the merging of instructions into the shifter operand on arm64.
/art/test/551-checker-shifter-operand/
Dinfo.txt1 Test the merging of instructions into the shifter operand on arm64.
/art/test/527-checker-array-access-simd/
Dinfo.txt1 Test arm- and arm64-specific array access optimization for simd loops.
/art/compiler/
DAndroid.bp111 arm64: {
113 "jni/quick/arm64/calling_convention_arm64.cc",
119 "utils/arm64/assembler_arm64.cc",
120 "utils/arm64/jni_macro_assembler_arm64.cc",
121 "utils/arm64/managed_register_arm64.cc",
231 arm64: {
295 arm64: {
401 arm64: {
403 "utils/arm64/managed_register_arm64_test.cc",
/art/test/411-checker-hdiv-hrem-pow2/
Dinfo.txt2 the denominator is power of 2 on arm64.
/art/compiler/utils/
Dlabel.h29 namespace arm64 {
117 friend class arm64::Arm64Assembler;
Dmanaged_register.h30 namespace arm64 {
58 constexpr arm64::Arm64ManagedRegister AsArm64() const;
/art/simulator/
Dcode_simulator.cc26 return arm64::CodeSimulatorArm64::CreateCodeSimulatorArm64(); in CreateCodeSimulator()
Dcode_simulator_arm64.h32 namespace arm64 {
Dcode_simulator_arm64.cc24 namespace arm64 { namespace
/art/compiler/utils/arm64/
Dmanaged_register_arm64.h26 namespace arm64 {
218 constexpr inline arm64::Arm64ManagedRegister ManagedRegister::AsArm64() const { in AsArm64()
219 arm64::Arm64ManagedRegister reg(id_); in AsArm64()
Dmanaged_register_arm64.cc21 namespace arm64 { namespace
/art/compiler/optimizing/
Dinstruction_simplifier_arm64.h24 namespace arm64 {
Dintrinsics_arm64.h36 namespace arm64 {
/art/runtime/
DAndroid.bp221 "arch/arm64/instruction_set_features_arm64.cc",
222 "arch/arm64/registers_arm64.cc",
264 arm64: {
267 ":libart_mterp.arm64",
268 "arch/arm64/context_arm64.cc",
269 "arch/arm64/entrypoints_init_arm64.cc",
270 "arch/arm64/jni_entrypoints_arm64.S",
271 "arch/arm64/memcmp16_arm64.S",
272 "arch/arm64/quick_entrypoints_arm64.S",
273 "arch/arm64/thread_arm64.cc",
[all …]
/art/test/412-new-array/
Dinfo.txt2 Regression test for the arm64 mterp miscalculating the fill-array-data-payload
/art/test/501-regression-packed-switch/
Dinfo.txt3 Regression test for the arm64 mterp miscalculating the switch table
/art/runtime/arch/
Dcontext-inl.h30 #define RUNTIME_CONTEXT_TYPE arm64::Arm64Context
/art/build/apex/
Dart_prepostinstall_utils.sh29 arm64-v8a)
/art/dex2oat/
DAndroid.bp40 arm64: {
42 "linker/arm64/relative_patcher_arm64.cc",
433 arm64: {
435 "linker/arm64/relative_patcher_arm64_test.cc",
/art/disassembler/
Ddisassembler.cc58 return new arm64::DisassemblerArm64(options); in Create()

123