| /art/compiler/debug/dwarf/ |
| D | dwarf_test.cc | 33 const bool is64bit = false; in TEST_F() local
121 WriteCIE(is64bit, Reg(is64bit ? 16 : 8), initial_opcodes, &debug_frame_data_); in TEST_F()
122 WriteFDE(is64bit, in TEST_F()
129 CheckObjdumpOutput(is64bit, "-W"); in TEST_F()
133 constexpr bool is64bit = true; in TEST_F() local
135 WriteCIE(is64bit, Reg(16), initial_opcodes, &debug_frame_data_); in TEST_F()
137 WriteFDE(is64bit, in TEST_F()
145 CheckObjdumpOutput(is64bit, "-W"); in TEST_F()
151 constexpr bool is64bit = true; in TEST_F() local
174 WriteCIE(is64bit, Reg(16), initial_opcodes, &debug_frame_data_); in TEST_F()
[all …]
|
| D | dwarf_test.h | 112 std::vector<std::string> Objdump(bool is64bit, const char* args) { in Objdump() argument
113 if (is64bit) { in Objdump()
121 void CheckObjdumpOutput(bool is64bit, const char* args) { in CheckObjdumpOutput() argument
122 std::vector<std::string> actual_lines = Objdump(is64bit, args); in CheckObjdumpOutput()
|
| /art/compiler/debug/ |
| D | elf_debug_frame_writer.h | 38 bool is64bit = Is64BitInstructionSet(isa); in WriteCIE() local
61 WriteCIE(is64bit, return_reg, opcodes, buffer); in WriteCIE()
84 WriteCIE(is64bit, return_reg, opcodes, buffer); in WriteCIE()
108 WriteCIE(is64bit, return_reg, opcodes, buffer); in WriteCIE()
134 WriteCIE(is64bit, return_reg, opcodes, buffer); in WriteCIE()
160 WriteCIE(is64bit, return_reg, opcodes, buffer); in WriteCIE()
207 const bool is64bit = Is64BitInstructionSet(builder->GetIsa()); in WriteCFISection() local
221 dwarf::WriteFDE(is64bit, in WriteCFISection()
|
| D | elf_debug_loc_writer.h | 204 const bool is64bit = Is64BitInstructionSet(isa); in WriteDebugLocEntry() local
266 if (is64bit) { in WriteDebugLocEntry()
281 if (is64bit) { in WriteDebugLocEntry()
300 if (is64bit) { in WriteDebugLocEntry()
309 if (is64bit) { in WriteDebugLocEntry()
|
| D | elf_debug_line_writer.h | 53 const bool is64bit = Is64BitInstructionSet(isa); in WriteCompilationUnit() local
83 dwarf::DebugLineOpCodeWriter<> opcodes(is64bit, code_factor_bits_); in WriteCompilationUnit()
|
| D | elf_debug_info_writer.h | 113 const bool is64bit = Is64BitInstructionSet(owner_->builder_->GetIsa()); in Write() local
130 if (is64bit) { in Write()
138 if (is64bit) { in Write()
|
| /art/libelffile/dwarf/ |
| D | headers.h | 41 void WriteCIE(bool is64bit, in WriteCIE() argument
57 if (is64bit) { in WriteCIE()
63 writer.Pad(is64bit ? 8 : 4); in WriteCIE()
69 void WriteFDE(bool is64bit, in WriteFDE() argument
80 if (is64bit) { in WriteFDE()
89 writer.Pad(is64bit ? 8 : 4); in WriteFDE()
|
| /art/compiler/ |
| D | cfi_test.h | 49 constexpr bool is64bit = false; in GenerateExpected() local
51 dwarf::WriteCIE(is64bit, dwarf::Reg(8), initial_opcodes, &debug_frame_data_); in GenerateExpected()
53 dwarf::WriteFDE(is64bit, in GenerateExpected()
67 is64bit in GenerateExpected()
|
| /art/compiler/utils/x86_64/ |
| D | assembler_x86_64.h | 390 void cmov(Condition c, CpuRegister dst, CpuRegister src, bool is64bit);
391 void cmov(Condition c, CpuRegister dst, const Address& src, bool is64bit);
427 void movd(XmmRegister dst, CpuRegister src, bool is64bit);
428 void movd(CpuRegister dst, XmmRegister src, bool is64bit);
498 void cvtsi2ss(XmmRegister dst, CpuRegister src, bool is64bit);
499 void cvtsi2ss(XmmRegister dst, const Address& src, bool is64bit);
501 void cvtsi2sd(XmmRegister dst, CpuRegister src, bool is64bit);
502 void cvtsi2sd(XmmRegister dst, const Address& src, bool is64bit);
513 void cvttss2si(CpuRegister dst, XmmRegister src, bool is64bit);
515 void cvttsd2si(CpuRegister dst, XmmRegister src, bool is64bit);
|
| D | assembler_x86_64.cc | 338 void X86_64Assembler::cmov(Condition c, CpuRegister dst, CpuRegister src, bool is64bit) { in cmov() argument
340 EmitOptionalRex(false, is64bit, dst.NeedsRex(), false, src.NeedsRex()); in cmov()
347 void X86_64Assembler::cmov(Condition c, CpuRegister dst, const Address& src, bool is64bit) { in cmov() argument
349 if (is64bit) { in cmov()
600 void X86_64Assembler::movd(XmmRegister dst, CpuRegister src, bool is64bit) { in movd() argument
603 EmitOptionalRex(false, is64bit, dst.NeedsRex(), false, src.NeedsRex()); in movd()
609 void X86_64Assembler::movd(CpuRegister dst, XmmRegister src, bool is64bit) { in movd() argument
612 EmitOptionalRex(false, is64bit, src.NeedsRex(), false, dst.NeedsRex()); in movd()
1192 void X86_64Assembler::cvtsi2ss(XmmRegister dst, CpuRegister src, bool is64bit) { in cvtsi2ss() argument
1195 if (is64bit) { in cvtsi2ss()
[all …]
|
| /art/compiler/optimizing/ |
| D | code_generator_mips64.h | 301 void GenerateIntLongCompare(IfCondition cond, bool is64bit, LocationSummary* locations);
306 bool is64bit,
310 bool is64bit,
|
| D | intrinsics_mips64.cc | 155 static void MoveFPToInt(LocationSummary* locations, bool is64bit, Mips64Assembler* assembler) { in MoveFPToInt() argument
159 if (is64bit) { in MoveFPToInt()
191 static void MoveIntToFP(LocationSummary* locations, bool is64bit, Mips64Assembler* assembler) { in MoveIntToFP() argument
195 if (is64bit) { in MoveIntToFP()
280 bool is64bit, in GenNumberOfLeadingZeroes() argument
285 if (is64bit) { in GenNumberOfLeadingZeroes()
311 bool is64bit, in GenNumberOfTrailingZeroes() argument
316 if (is64bit) { in GenNumberOfTrailingZeroes()
1657 bool is64bit, in GenIsInfinite() argument
1662 if (is64bit) { in GenIsInfinite()
|
| D | intrinsics_mips.cc | 166 static void MoveFPToInt(LocationSummary* locations, bool is64bit, MipsAssembler* assembler) { in MoveFPToInt() argument
169 if (is64bit) { in MoveFPToInt()
207 static void MoveIntToFP(LocationSummary* locations, bool is64bit, MipsAssembler* assembler) { in MoveIntToFP() argument
210 if (is64bit) { in MoveIntToFP()
447 bool is64bit, in GenNumberOfLeadingZeroes() argument
451 if (is64bit) { in GenNumberOfLeadingZeroes()
495 bool is64bit, in GenNumberOfTrailingZeroes() argument
502 if (is64bit) { in GenNumberOfTrailingZeroes()
550 if (is64bit) { in GenNumberOfTrailingZeroes()
|
| D | intrinsics_arm64.cc | 253 static void MoveFPToInt(LocationSummary* locations, bool is64bit, MacroAssembler* masm) { in MoveFPToInt() argument
256 __ Fmov(is64bit ? XRegisterFrom(output) : WRegisterFrom(output), in MoveFPToInt()
257 is64bit ? DRegisterFrom(input) : SRegisterFrom(input)); in MoveFPToInt()
260 static void MoveIntToFP(LocationSummary* locations, bool is64bit, MacroAssembler* masm) { in MoveIntToFP() argument
263 __ Fmov(is64bit ? DRegisterFrom(output) : SRegisterFrom(output), in MoveIntToFP()
264 is64bit ? XRegisterFrom(input) : WRegisterFrom(input)); in MoveIntToFP()
2796 bool is64bit, in GenIsInfinite() argument
2801 if (is64bit) { in GenIsInfinite()
2811 MoveFPToInt(locations, is64bit, masm); in GenIsInfinite()
|
| D | intrinsics_x86.cc | 173 static void CreateFPToIntLocations(ArenaAllocator* allocator, HInvoke* invoke, bool is64bit) { in CreateFPToIntLocations() argument
178 if (is64bit) { in CreateFPToIntLocations()
183 static void CreateIntToFPLocations(ArenaAllocator* allocator, HInvoke* invoke, bool is64bit) { in CreateIntToFPLocations() argument
188 if (is64bit) { in CreateIntToFPLocations()
194 static void MoveFPToInt(LocationSummary* locations, bool is64bit, X86Assembler* assembler) { in MoveFPToInt() argument
197 if (is64bit) { in MoveFPToInt()
209 static void MoveIntToFP(LocationSummary* locations, bool is64bit, X86Assembler* assembler) { in MoveIntToFP() argument
212 if (is64bit) { in MoveIntToFP()
|
| D | intrinsics_x86_64.cc | 145 static void MoveFPToInt(LocationSummary* locations, bool is64bit, X86_64Assembler* assembler) { in MoveFPToInt() argument
148 __ movd(output.AsRegister<CpuRegister>(), input.AsFpuRegister<XmmRegister>(), is64bit); in MoveFPToInt()
151 static void MoveIntToFP(LocationSummary* locations, bool is64bit, X86_64Assembler* assembler) { in MoveIntToFP() argument
154 __ movd(output.AsFpuRegister<XmmRegister>(), input.AsRegister<CpuRegister>(), is64bit); in MoveIntToFP()
|
| D | intrinsics_arm_vixl.cc | 273 static void MoveFPToInt(LocationSummary* locations, bool is64bit, ArmVIXLAssembler* assembler) { in MoveFPToInt() argument
276 if (is64bit) { in MoveFPToInt()
283 static void MoveIntToFP(LocationSummary* locations, bool is64bit, ArmVIXLAssembler* assembler) { in MoveIntToFP() argument
286 if (is64bit) { in MoveIntToFP()
|
| D | code_generator_mips64.cc | 3736 bool is64bit, in GenerateIntLongCompare() argument
3745 if (is64bit) { in GenerateIntLongCompare()
3766 if (is64bit) { in GenerateIntLongCompare()
3892 bool is64bit, in MaterializeIntLongCompare() argument
3901 if (is64bit) { in MaterializeIntLongCompare()
3915 if (is64bit) { in MaterializeIntLongCompare()
4000 bool is64bit, in GenerateIntLongCompareAndBranch() argument
4009 if (is64bit) { in GenerateIntLongCompareAndBranch()
|
| /art/runtime/interpreter/ |
| D | unstarted_runtime.cc | 1701 jboolean is64bit = (pointer_size == PointerSize::k64) ? JNI_TRUE : JNI_FALSE; in UnstartedJNIVMRuntimeIs64Bit() local
1702 result->SetZ(is64bit); in UnstartedJNIVMRuntimeIs64Bit()
|