/device/linaro/bootloader/edk2/UefiCpuPkg/Include/Register/ |
D | StmStatusCode.h | 37 #define ERROR_STM_SECURITY_VIOLATION (BIT31 | BIT16 | 0x0001) 38 #define ERROR_STM_CACHE_TYPE_NOT_SUPPORTED (BIT31 | BIT16 | 0x0002) 39 #define ERROR_STM_PAGE_NOT_FOUND (BIT31 | BIT16 | 0x0003) 40 #define ERROR_STM_BAD_CR3 (BIT31 | BIT16 | 0x0004) 41 #define ERROR_STM_PHYSICAL_OVER_4G (BIT31 | BIT16 | 0x0005) 42 #define ERROR_STM_VIRTUAL_SPACE_TOO_SMALL (BIT31 | BIT16 | 0x0006) 43 #define ERROR_STM_UNPROTECTABLE_RESOURCE (BIT31 | BIT16 | 0x0007) 44 #define ERROR_STM_ALREADY_STARTED (BIT31 | BIT16 | 0x0008) 45 #define ERROR_STM_WITHOUT_SMX_UNSUPPORTED (BIT31 | BIT16 | 0x0009) 46 #define ERROR_STM_STOPPED (BIT31 | BIT16 | 0x000A) [all …]
|
D | StmApi.h | 345 #define STM_API_START (BIT16 | 1) 376 #define STM_API_STOP (BIT16 | 2) 428 #define STM_API_PROTECT_RESOURCE (BIT16 | 3) 466 #define STM_API_UNPROTECT_RESOURCE (BIT16 | 4) 502 #define STM_API_GET_BIOS_RESOURCES (BIT16 | 5) 536 #define STM_API_MANAGE_VMCS_DATABASE (BIT16 | 6) 622 #define STM_API_INITIALIZE_PROTECTION (BIT16 | 7) 655 #define STM_API_MANAGE_EVENT_LOG (BIT16 | 8)
|
/device/linaro/bootloader/edk2/QuarkSocPkg/QuarkNorthCluster/MemoryInit/Pei/ |
D | meminit.c | 229 isbM32m(MCU, DRMC, BIT16, BIT16); in perform_ddr_reset() 557 …FFSET)), tempD, ((BIT28|BIT27|BIT26|BIT25|BIT24)|(BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT12|BIT11|BIT1… in ddrphy_init() 565 … (channel_i * DDRIODQ_CH_OFFSET)), tempD, ((BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT13|BIT12|BIT1… in ddrphy_init() 566 … (channel_i * DDRIODQ_CH_OFFSET)), tempD, ((BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT13|BIT12|BIT1… in ddrphy_init() 572 … (channel_i * DDRIODQ_CH_OFFSET)), tempD, ((BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT15|BIT14|BIT1… in ddrphy_init() 573 … (channel_i * DDRIODQ_CH_OFFSET)), tempD, ((BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT15|BIT14|BIT1… in ddrphy_init() 577 …CAS+7)<<16)|((tCAS-4)<<8)|((tCWL-2)<<0)), ((BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT12|BIT11|BIT1… in ddrphy_init() 578 …CAS+7)<<16)|((tCAS-4)<<8)|((tCWL-2)<<0)), ((BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT12|BIT11|BIT1… in ddrphy_init() 584 … (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (BIT16), (BIT16)); // 0 means … in ddrphy_init() 602 …9|BIT28|BIT27|BIT26|BIT25|BIT24|BIT23|BIT22|BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT15|BIT14|BIT1… in ddrphy_init() [all …]
|
D | general_definitions.h | 33 #undef BIT16 69 #define BIT16 0x00010000U macro
|
/device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/Include/Guid/ |
D | BoardFeatures.h | 62 #define B_BOARD_FEATURES_FORM_FACTOR_MASK (BIT15|BIT16|BIT17|BIT18|BIT19) 64 #define B_BOARD_FEATURES_FORM_FACTOR_ATX BIT16 156 #define B_BOARD_FEATURES_FORM_FACTOR_MASK (BIT15|BIT16|BIT17|BIT18|BIT19|BIT20) 158 #define B_BOARD_FEATURES_FORM_FACTOR_ATX BIT16
|
/device/linaro/bootloader/edk2/Omap35xxPkg/Include/Omap3530/ |
D | Omap3530MMCHS.h | 65 #define RSP_TYPE_136BITS BIT16 117 #define CTO BIT16 127 #define CTO_EN BIT16 142 #define CTO_SIGEN BIT16
|
D | Omap3530Prcm.h | 121 #define CM_FCLKEN_PER_EN_GPIO5_ENABLE BIT16 146 #define CM_ICLKEN_PER_EN_GPIO5_ENABLE BIT16
|
D | Omap3530Gpmc.h | 59 #define WEONTIME BIT16
|
D | Omap3530Dma.h | 105 #define DMA4_CCR_CONST_FILL_ENABLE BIT16
|
/device/linaro/bootloader/edk2/MdePkg/Library/BaseCpuLib/Ipf/ |
D | CpuSleep.c | 57 AsmWriteTpr (BIT16 | Tpr); in CpuSleep()
|
/device/linaro/bootloader/edk2/MdeModulePkg/Bus/Pci/XhciDxe/ |
D | XhciReg.h | 78 #define USBLEGSP_BIOS_SEMAPHORE BIT16 // HC BIOS Owned Semaphore 173 #define XHC_PORTSC_LWS BIT16 // Port Link State Write Strobe 188 #define XHC_HUB_PORTSC_CSC BIT16 // Hub's Connect Status Change
|
/device/linaro/bootloader/edk2/ArmPlatformPkg/Include/Drivers/ |
D | SP804Timer.h | 49 #define SP810_SYS_CTRL_TIMER0_EN BIT16
|
/device/linaro/bootloader/edk2/EmbeddedPkg/Drivers/Lan9118Dxe/ |
D | Lan9118DxeHw.h | 185 #define INSTS_TXSO BIT16 // Tx Status FIFO Overflow 281 #define MACCR_PASSBAD BIT16 // Receive all frames that passe… 327 #define GPIO_GPIO0_PUSH_PULL BIT16
|
/device/linaro/bootloader/edk2/SecurityPkg/Include/Library/ |
D | Tcg2PhysicalPresenceLib.h | 44 #define TCG2_BIOS_STORAGE_MANAGEMENT_FLAG_PP_REQUIRED_FOR_ENABLE_BLOCK_SID BIT16
|
/device/linaro/bootloader/edk2/OvmfPkg/Include/IndustryStandard/ |
D | Virtio095Net.h | 57 #define VIRTIO_NET_F_STATUS BIT16 // link status available to guest
|
/device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/Include/ |
D | CommonIncludes.h | 100 #define BIT16 0x00010000
|
/device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/Include/Protocol/ |
D | HwWatchdogTimer.h | 48 #define ICH_INSTAFLUSH_GPIO BIT16 // BIT 16 in GPIO Level 2 is GPIO 48.
|
/device/linaro/bootloader/edk2/Vlv2DeviceRefCodePkg/ValleyView2Soc/SouthCluster/Include/Protocol/ |
D | HwWatchdogTimer.h | 39 #define ICH_INSTAFLUSH_GPIO BIT16 // BIT 16 in GPIO Level 2 is GPIO 48.
|
/device/linaro/bootloader/edk2/MdeModulePkg/Bus/Pci/XhciPei/ |
D | XhciReg.h | 88 #define XHC_PORTSC_LWS BIT16 // Port Link State Write Strobe 103 #define XHC_HUB_PORTSC_CSC BIT16 // Hub's Connect Status Change
|
/device/linaro/bootloader/edk2/SourceLevelDebugPkg/Library/DebugCommunicationLibUsb/ |
D | DebugCommunicationLibUsb.c | 301 while ((MmioRead32((UINTN)&DebugPortRegister->ControlStatus) & (UINT32)BIT16) == 0) { in UsbDebugPortIn() 311 MmioOr32((UINTN)&DebugPortRegister->ControlStatus, BIT16); in UsbDebugPortIn() 402 while ((MmioRead32((UINTN)&DebugPortRegister->ControlStatus) & BIT16) == 0) { in UsbDebugPortOut() 412 MmioOr32((UINTN)&DebugPortRegister->ControlStatus, BIT16); in UsbDebugPortOut() 976 while ((MmioRead32((UINTN)&UsbDebugPortRegister->ControlStatus) & (UINT32)BIT16) == 0) { in DebugPortPollBuffer()
|
/device/linaro/bootloader/edk2/QuarkSocPkg/QuarkNorthCluster/Include/ |
D | QuarkNcSocId.h | 236 #define SMM_CODE_RD_OPEN (BIT16) // SMM Code read OPEN 324 #define SOCCLKEN_CONFIG_BB_RST_B BIT16 658 #define B_QNC_PCIE_LCAP_EL1_MASK (BIT17 | BIT16 | BIT15) //L1 Exit latency mask
|
/device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/FspSupport/Library/SecFspPlatformSecLibVlv2/ |
D | UartInit.c | 32 #define B_PCH_PMC_GEN_PMCON_PWROK_FLR BIT16 // PWROK Failure
|
/device/linaro/bootloader/edk2/Vlv2DeviceRefCodePkg/ValleyView2Soc/SouthCluster/Include/ |
D | PchRegs.h | 62 #define BIT16 0x00010000 macro
|
/device/linaro/bootloader/edk2/Omap35xxPkg/LcdGraphicsOutputDxe/ |
D | LcdGraphicsOutputDxe.h | 142 #define BYPASS_MODE (BIT15 | BIT16)
|
/device/linaro/bootloader/edk2/IntelFsp2WrapperPkg/ |
D | IntelFsp2WrapperPkg.dec | 81 # NOTE: Only NotifyPhase Post PCI enumeration (BIT16) is implemented.<BR> 89 # BIT16 - Skip NotifyPhase (AfterPciEnumeration)<BR>
|