Home
last modified time | relevance | path

Searched refs:BIT_6 (Results 1 – 2 of 2) sorted by relevance

/device/linaro/bootloader/edk2/OptionRomPkg/UndiRuntimeDxe/
DE100b.h207 #define BIT_6 0x0040 macro
312 #define NWAY_AD_10T_FULL_DPX BIT_6 // 10BaseT full duplex capable
364 #define NSC_TX_SPD_INDC_SPEED BIT_6 // 0 = 100mb, 1=10mb
516 #define CFIG_INTERNAL_LOOPBACK BIT_6
518 #define CFIG_EXT_PIN_LOOPBACK BIT_6 OR BIT_7
546 #define CFIG_FORCE_FDX BIT_6
550 #define CFIG_MULTI_IA BIT_6
/device/linaro/bootloader/OpenPlatformPkg/Drivers/Net/MarvellYukonDxe/
Dif_mskreg.h191 #define BIT_6 (1 << 6) macro
309 #define PCI_EXT_PATCH_2 BIT_6
370 #define PCI_GAT_CLKRUN_REQ_REL BIT_6 /* CLKRUN Not Requested */
798 #define CS_CL_SW_IRQ BIT_6 /* Clear IRQ SW Request */
812 #define PC_VAUX_DIS BIT_6 /* Switch VAUX Disable */
842 #define Y2_IS_PTP_TIST BIT_6 /* PTP TIme Stamp (Yukon Optima) */
927 #define Y2_CLK_GAT_LNK2_DIS BIT_6 /* Disable clock gating Link 2 */
981 #define TST_FRC_DPERR_MW BIT_6 /* force DATAPERR on MST WR */
1066 #define TXA_DIS_FSYNC BIT_6 /* Disable force of sync Tx queue */
1102 #define BMU_FIFO_OP_OFF BIT_6 /* FIFO Operational Off */
[all …]