Searched refs:CSSELR (Results 1 – 9 of 9) sorted by relevance
| /device/linaro/bootloader/arm-trusted-firmware/lib/aarch32/ |
| D | cache_helpers.S | 103 stcopr r1, CSSELR // select current cache level in csselr
131 stcopr r6, CSSELR //select cache level 0 in csselr
|
| /device/linaro/bootloader/edk2/ArmPkg/Library/ArmLib/ |
| D | ArmLibPrivate.h | 72 IN UINT32 CSSELR
|
| /device/linaro/bootloader/edk2/ArmPkg/Library/ArmLib/Arm/ |
| D | ArmLibSupportV7.asm | 78 mcr p15,2,r0,c0,c0,0 ; Write Cache Size Selection Register (CSSELR)
|
| D | ArmLibSupportV7.S | 74 mcr p15,2,r0,c0,c0,0 @ Write Cache Size Selection Register (CSSELR)
|
| D | ArmV7Support.asm | 194 …mcr p15, 2, R10, c0, c0, 0 ; write the Cache Size selection register (CSSELR) // OR in 1 for In…
|
| D | ArmV7Support.S | 193 …mcr p15, 2, R10, c0, c0, 0 @ write the Cache Size selection register (CSSELR) // OR in 1 for In…
|
| /device/linaro/bootloader/arm-trusted-firmware/include/lib/aarch32/ |
| D | arch_helpers.h | 254 DEFINE_COPROCR_RW_FUNCS(csselr, CSSELR)
|
| D | arch.h | 425 #define CSSELR p15, 2, c0, c0, 0 macro
|
| /device/google/contexthub/firmware/os/cpu/cortexm4/inc/cpu/cmsis/ |
| D | core_cm7.h | 435 …__IO uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register … member
|