Home
last modified time | relevance | path

Searched refs:ADDR_TM_LINEAR_ALIGNED (Results 1 – 6 of 6) sorted by relevance

/external/mesa3d/src/amd/addrlib/
Daddrtypes.h174 ADDR_TM_LINEAR_ALIGNED = 1, ///< Requests pitch or slice to be multiple of 64 pixels enumerator
/external/mesa3d/src/amd/addrlib/r800/
Dciaddrlib.cpp551 else if (mode == ADDR_TM_LINEAR_ALIGNED) in HwlPostCheckTileIndex()
1556 else if (tileMode == ADDR_TM_LINEAR_ALIGNED) in HwlSetupTileInfo()
1689 ADDR_ASSERT(m_tileTable[TILEINDEX_LINEAR_ALIGNED].mode == ADDR_TM_LINEAR_ALIGNED); in InitTileSettingTable()
Degbaddrlib.cpp172 case ADDR_TM_LINEAR_ALIGNED: in DispatchComputeSurfaceInfo()
683 case ADDR_TM_LINEAR_ALIGNED: in ComputeSurfaceAlignmentsLinear()
1363 case ADDR_TM_LINEAR_ALIGNED: in DispatchComputeSurfaceAddrFromCoord()
2224 case ADDR_TM_LINEAR_ALIGNED: in DispatchComputeSurfaceCoordFromAddr()
Dsiaddrlib.cpp2171 if (tileMode == ADDR_TM_LINEAR_ALIGNED) in HwlSetupTileInfo()
2918 else if (mode == ADDR_TM_LINEAR_ALIGNED) in HwlPostCheckTileIndex()
3115 ADDR_ASSERT(m_tileTable[TILEINDEX_LINEAR_ALIGNED].mode == ADDR_TM_LINEAR_ALIGNED); in InitTileSettingTable()
/external/mesa3d/src/amd/common/
Dac_surface.c270 AddrSurfInfoIn->tileMode == ADDR_TM_LINEAR_ALIGNED && in gfx6_compute_level()
312 case ADDR_TM_LINEAR_ALIGNED: in gfx6_compute_level()
520 AddrSurfInfoIn.tileMode = ADDR_TM_LINEAR_ALIGNED; in gfx6_compute_surface()
/external/mesa3d/src/amd/addrlib/core/
Daddrlib1.cpp3374 pIn->tileMode == ADDR_TM_LINEAR_ALIGNED) in HwlPreHandleBaseLvl3xPitch()
3405 pIn->tileMode == ADDR_TM_LINEAR_ALIGNED) in HwlPostHandleBaseLvl3xPitch()
3646 tileMode = ADDR_TM_LINEAR_ALIGNED; in OptimizeTileMode()