Home
last modified time | relevance | path

Searched refs:APBC_APBCLK (Results 1 – 3 of 3) sorted by relevance

/external/u-boot/arch/arm/cpu/arm926ejs/armada100/
Dcpu.c13 #define UARTCLK14745KHZ (APBC_APBCLK | APBC_FNCLK | APBC_FNCLKSEL(1))
38 writel(APBC_APBCLK | APBC_FNCLK, &apb1clkres->aib); in arch_cpu_init()
46 writel(APBC_APBCLK, &apb1clkres->gpio); in arch_cpu_init()
50 writel(APBC_RST | APBC_FNCLK | APBC_APBCLK, &apb1clkres->twsi0); in arch_cpu_init()
51 writel(APBC_FNCLK | APBC_APBCLK, &apb1clkres->twsi0); in arch_cpu_init()
54 writel(APBC_RST | APBC_FNCLK | APBC_APBCLK, &apb1clkres->twsi1); in arch_cpu_init()
55 writel(APBC_FNCLK | APBC_APBCLK, &apb1clkres->twsi1); in arch_cpu_init()
Dtimer.c108 writel(APBC_APBCLK | APBC_FNCLK | APBC_FNCLKSEL(3), &apb1clkres->timers); in timer_init()
154 writel(APBC_APBCLK | APBC_FNCLK | APBC_RST, &mpmu->wdtpcr); in reset_cpu()
156 writel(APBC_APBCLK | APBC_FNCLK, &mpmu->wdtpcr); in reset_cpu()
/external/u-boot/arch/arm/include/asm/arch-armada100/
Darmada100.h15 #define APBC_APBCLK (1<<0) /* APB Bus Clock Enable */ macro