Searched refs:AR71XX_DDR_CTRL_BASE (Results 1 – 4 of 4) sorted by relevance
/external/u-boot/arch/mips/mach-ath79/ar933x/ |
D | ddr.c | 108 regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in ddr_init() 241 regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in ddr_tap_tuning()
|
/external/u-boot/arch/mips/mach-ath79/qca953x/ |
D | ddr.c | 224 regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in ddr_init() 414 regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in ddr_tap_tuning()
|
/external/u-boot/arch/mips/mach-ath79/ar934x/ |
D | ddr.c | 44 ddr_regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in ar934x_ddr_init()
|
/external/u-boot/arch/mips/mach-ath79/include/mach/ |
D | ar71xx_regs.h | 34 #define AR71XX_DDR_CTRL_BASE \ macro
|