Searched refs:AR71XX_PLL_BASE (Results 1 – 7 of 7) sorted by relevance
/external/u-boot/arch/mips/mach-ath79/ |
D | reset.c | 77 void __iomem *pregs = map_physmem(AR71XX_PLL_BASE, AR71XX_PLL_SIZE, in eth_init_ar933x() 112 void __iomem *pregs = map_physmem(AR71XX_PLL_BASE, AR71XX_PLL_SIZE, in eth_init_ar934x() 208 void __iomem *pregs = map_physmem(AR71XX_PLL_BASE, AR71XX_PLL_SIZE, in usb_reset_qca953x()
|
/external/u-boot/arch/mips/mach-ath79/ar933x/ |
D | lowlevel_init.S | 157 li t0, CKSEG1ADDR(AR71XX_PLL_BASE) 271 li t0, CKSEG1ADDR(AR71XX_PLL_BASE)
|
D | clk.c | 36 regs = map_physmem(AR71XX_PLL_BASE, AR71XX_PLL_SIZE, in get_clocks()
|
/external/u-boot/arch/mips/mach-ath79/ar934x/ |
D | clk.c | 107 void __iomem *pll_regs = map_physmem(AR71XX_PLL_BASE, in ar934x_pll_init() 265 regs = map_physmem(AR71XX_PLL_BASE, AR71XX_PLL_SIZE, in ar934x_update_clock()
|
/external/u-boot/arch/mips/mach-ath79/qca953x/ |
D | clk.c | 36 regs = map_physmem(AR71XX_PLL_BASE, AR71XX_PLL_SIZE, in get_clocks()
|
D | lowlevel_init.S | 134 li t0, CKSEG1ADDR(AR71XX_PLL_BASE)
|
/external/u-boot/arch/mips/mach-ath79/include/mach/ |
D | ar71xx_regs.h | 46 #define AR71XX_PLL_BASE \ macro
|