Home
last modified time | relevance | path

Searched refs:AR71XX_PLL_BASE (Results 1 – 7 of 7) sorted by relevance

/external/u-boot/arch/mips/mach-ath79/
Dreset.c77 void __iomem *pregs = map_physmem(AR71XX_PLL_BASE, AR71XX_PLL_SIZE, in eth_init_ar933x()
112 void __iomem *pregs = map_physmem(AR71XX_PLL_BASE, AR71XX_PLL_SIZE, in eth_init_ar934x()
208 void __iomem *pregs = map_physmem(AR71XX_PLL_BASE, AR71XX_PLL_SIZE, in usb_reset_qca953x()
/external/u-boot/arch/mips/mach-ath79/ar933x/
Dlowlevel_init.S157 li t0, CKSEG1ADDR(AR71XX_PLL_BASE)
271 li t0, CKSEG1ADDR(AR71XX_PLL_BASE)
Dclk.c36 regs = map_physmem(AR71XX_PLL_BASE, AR71XX_PLL_SIZE, in get_clocks()
/external/u-boot/arch/mips/mach-ath79/ar934x/
Dclk.c107 void __iomem *pll_regs = map_physmem(AR71XX_PLL_BASE, in ar934x_pll_init()
265 regs = map_physmem(AR71XX_PLL_BASE, AR71XX_PLL_SIZE, in ar934x_update_clock()
/external/u-boot/arch/mips/mach-ath79/qca953x/
Dclk.c36 regs = map_physmem(AR71XX_PLL_BASE, AR71XX_PLL_SIZE, in get_clocks()
Dlowlevel_init.S134 li t0, CKSEG1ADDR(AR71XX_PLL_BASE)
/external/u-boot/arch/mips/mach-ath79/include/mach/
Dar71xx_regs.h46 #define AR71XX_PLL_BASE \ macro