Home
last modified time | relevance | path

Searched refs:BITFIELD64_BIT (Results 1 – 25 of 45) sorted by relevance

12

/external/mesa3d/src/compiler/
Dshader_enums.h269 #define VARYING_BIT_POS BITFIELD64_BIT(VARYING_SLOT_POS)
270 #define VARYING_BIT_COL0 BITFIELD64_BIT(VARYING_SLOT_COL0)
271 #define VARYING_BIT_COL1 BITFIELD64_BIT(VARYING_SLOT_COL1)
272 #define VARYING_BIT_FOGC BITFIELD64_BIT(VARYING_SLOT_FOGC)
273 #define VARYING_BIT_TEX0 BITFIELD64_BIT(VARYING_SLOT_TEX0)
274 #define VARYING_BIT_TEX1 BITFIELD64_BIT(VARYING_SLOT_TEX1)
275 #define VARYING_BIT_TEX2 BITFIELD64_BIT(VARYING_SLOT_TEX2)
276 #define VARYING_BIT_TEX3 BITFIELD64_BIT(VARYING_SLOT_TEX3)
277 #define VARYING_BIT_TEX4 BITFIELD64_BIT(VARYING_SLOT_TEX4)
278 #define VARYING_BIT_TEX5 BITFIELD64_BIT(VARYING_SLOT_TEX5)
[all …]
/external/mesa3d/src/intel/compiler/
Dbrw_vue_map.c81 slots_valid |= BITFIELD64_BIT(VARYING_SLOT_CLIP_DIST0); in brw_compute_vue_map()
82 slots_valid |= BITFIELD64_BIT(VARYING_SLOT_CLIP_DIST1); in brw_compute_vue_map()
136 if (slots_valid & BITFIELD64_BIT(VARYING_SLOT_CLIP_DIST0)) in brw_compute_vue_map()
138 if (slots_valid & BITFIELD64_BIT(VARYING_SLOT_CLIP_DIST1)) in brw_compute_vue_map()
145 if (slots_valid & BITFIELD64_BIT(VARYING_SLOT_COL0)) in brw_compute_vue_map()
147 if (slots_valid & BITFIELD64_BIT(VARYING_SLOT_BFC0)) in brw_compute_vue_map()
149 if (slots_valid & BITFIELD64_BIT(VARYING_SLOT_COL1)) in brw_compute_vue_map()
151 if (slots_valid & BITFIELD64_BIT(VARYING_SLOT_BFC1)) in brw_compute_vue_map()
176 builtins &= ~BITFIELD64_BIT(varying); in brw_compute_vue_map()
187 generics &= ~BITFIELD64_BIT(varying); in brw_compute_vue_map()
[all …]
Dbrw_nir.c241 (BITFIELD64_BIT(SYSTEM_VALUE_BASE_VERTEX) | in brw_nir_lower_vs_inputs()
242 BITFIELD64_BIT(SYSTEM_VALUE_BASE_INSTANCE) | in brw_nir_lower_vs_inputs()
243 BITFIELD64_BIT(SYSTEM_VALUE_VERTEX_ID_ZERO_BASE) | in brw_nir_lower_vs_inputs()
244 BITFIELD64_BIT(SYSTEM_VALUE_INSTANCE_ID)); in brw_nir_lower_vs_inputs()
Dbrw_clip.h108 return (c->key.attrs & BITFIELD64_BIT(varying)) ? 1 : 0; in brw_clip_have_varying()
Dbrw_vec4.cpp2819 (BITFIELD64_BIT(SYSTEM_VALUE_BASE_VERTEX) | in brw_compile_vs()
2820 BITFIELD64_BIT(SYSTEM_VALUE_BASE_INSTANCE) | in brw_compile_vs()
2821 BITFIELD64_BIT(SYSTEM_VALUE_VERTEX_ID_ZERO_BASE) | in brw_compile_vs()
2822 BITFIELD64_BIT(SYSTEM_VALUE_INSTANCE_ID))) { in brw_compile_vs()
2827 BITFIELD64_BIT(SYSTEM_VALUE_BASE_VERTEX)) in brw_compile_vs()
2831 BITFIELD64_BIT(SYSTEM_VALUE_BASE_INSTANCE)) in brw_compile_vs()
2835 BITFIELD64_BIT(SYSTEM_VALUE_VERTEX_ID_ZERO_BASE)) in brw_compile_vs()
2839 BITFIELD64_BIT(SYSTEM_VALUE_INSTANCE_ID)) in brw_compile_vs()
2844 BITFIELD64_BIT(SYSTEM_VALUE_DRAW_ID)) { in brw_compile_vs()
Dbrw_fs_visitor.cpp373 if (nir->info.outputs_written & BITFIELD64_BIT(FRAG_RESULT_DEPTH)) in emit_single_fb_write()
379 if (nir->info.outputs_written & BITFIELD64_BIT(FRAG_RESULT_STENCIL)) in emit_single_fb_write()
418 if (nir->info.outputs_written & BITFIELD64_BIT(FRAG_RESULT_STENCIL)) { in emit_fb_writes()
/external/mesa3d/src/mesa/tnl/
Dt_context.c149 tnl->render_inputs_bitset = BITFIELD64_BIT(_TNL_ATTRIB_POS); in _tnl_InvalidateState()
152 tnl->render_inputs_bitset |= BITFIELD64_BIT(_TNL_ATTRIB_COLOR0); in _tnl_InvalidateState()
156 tnl->render_inputs_bitset |= BITFIELD64_BIT(_TNL_ATTRIB_COLOR1); in _tnl_InvalidateState()
162 tnl->render_inputs_bitset |= BITFIELD64_BIT(_TNL_ATTRIB_TEX(i)); in _tnl_InvalidateState()
170 tnl->render_inputs_bitset |= BITFIELD64_BIT(_TNL_ATTRIB_FOG); in _tnl_InvalidateState()
175 tnl->render_inputs_bitset |= BITFIELD64_BIT(_TNL_ATTRIB_EDGEFLAG); in _tnl_InvalidateState()
178 tnl->render_inputs_bitset |= BITFIELD64_BIT(_TNL_ATTRIB_TEX0); in _tnl_InvalidateState()
181 tnl->render_inputs_bitset |= BITFIELD64_BIT(_TNL_ATTRIB_POINTSIZE); in _tnl_InvalidateState()
188 BITFIELD64_BIT(VARYING_SLOT_VAR0 + i)) { in _tnl_InvalidateState()
189 tnl->render_inputs_bitset |= BITFIELD64_BIT(_TNL_ATTRIB_GENERIC(i)); in _tnl_InvalidateState()
Dt_vb_program.c309 if (program->info.outputs_written & BITFIELD64_BIT(i)) { in run_vp()
352 if (program->info.inputs_read & BITFIELD64_BIT(attr)) { in run_vp()
383 if (program->info.outputs_written & BITFIELD64_BIT(VARYING_SLOT_FOGC)) { in run_vp()
449 BITFIELD64_BIT(VARYING_SLOT_VAR0 + i)) { in run_vp()
/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_vs.c80 outputs_written |= BITFIELD64_BIT(VARYING_SLOT_EDGE); in brw_vs_outputs_written()
92 outputs_written |= BITFIELD64_BIT(VARYING_SLOT_TEX0 + i); in brw_vs_outputs_written()
96 if (outputs_written & BITFIELD64_BIT(VARYING_SLOT_BFC0)) in brw_vs_outputs_written()
97 outputs_written |= BITFIELD64_BIT(VARYING_SLOT_COL0); in brw_vs_outputs_written()
98 if (outputs_written & BITFIELD64_BIT(VARYING_SLOT_BFC1)) in brw_vs_outputs_written()
99 outputs_written |= BITFIELD64_BIT(VARYING_SLOT_COL1); in brw_vs_outputs_written()
107 outputs_written |= BITFIELD64_BIT(VARYING_SLOT_CLIP_DIST0); in brw_vs_outputs_written()
108 outputs_written |= BITFIELD64_BIT(VARYING_SLOT_CLIP_DIST1); in brw_vs_outputs_written()
Dbrw_sf.c110 if (key.attrs & BITFIELD64_BIT(VARYING_SLOT_EDGE)) in brw_upload_sf_prog()
132 BITFIELD64_BIT(VARYING_SLOT_PNTC)) { in brw_upload_sf_prog()
Dbrw_wm.c462 if (prog->info.outputs_written & BITFIELD64_BIT(FRAG_RESULT_DEPTH)) { in brw_wm_populate_key()
625 if (outputs_written & BITFIELD64_BIT(FRAG_RESULT_DEPTH)) in brw_fs_precompile()
641 ~(BITFIELD64_BIT(FRAG_RESULT_DEPTH) | in brw_fs_precompile()
642 BITFIELD64_BIT(FRAG_RESULT_STENCIL) | in brw_fs_precompile()
643 BITFIELD64_BIT(FRAG_RESULT_SAMPLE_MASK))); in brw_fs_precompile()
Dbrw_draw_upload.c496 input->is_dual_slot = (vs_prog_data->double_inputs_read & BITFIELD64_BIT(first)) != 0; in brw_prepare_vertices()
497 vs_inputs &= ~BITFIELD64_BIT(first); in brw_prepare_vertices()
499 vs_inputs &= ~BITFIELD64_BIT(first + 1); in brw_prepare_vertices()
/external/mesa3d/src/mesa/swrast_setup/
Dss_context.c131 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_COLOR0)) { in setup_vertex_format()
138 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_COLOR1)) { in setup_vertex_format()
142 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_FOG)) { in setup_vertex_format()
150 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_TEX(i))) { in setup_vertex_format()
160 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_GENERIC(i))) { in setup_vertex_format()
167 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_POINTSIZE)) in setup_vertex_format()
/external/mesa3d/src/mesa/swrast/
Ds_fragprog.c218 if (outputsWritten & BITFIELD64_BIT(FRAG_RESULT_COLOR)) { in run_program()
229 if (outputsWritten & BITFIELD64_BIT(FRAG_RESULT_DATA0 + buf)) { in run_program()
237 if (outputsWritten & BITFIELD64_BIT(FRAG_RESULT_DEPTH)) { in run_program()
274 if (program->info.outputs_written & BITFIELD64_BIT(FRAG_RESULT_COLOR)) { in _swrast_exec_fragment_program()
279 if (program->info.outputs_written & BITFIELD64_BIT(FRAG_RESULT_DEPTH)) { in _swrast_exec_fragment_program()
/external/mesa3d/src/mesa/drivers/dri/r200/
Dr200_tcl.c433 assert(vp_out & BITFIELD64_BIT(VARYING_SLOT_POS)); in r200_run_tcl_render()
435 if (vp_out & BITFIELD64_BIT(VARYING_SLOT_COL0)) { in r200_run_tcl_render()
438 if (vp_out & BITFIELD64_BIT(VARYING_SLOT_COL1)) { in r200_run_tcl_render()
441 if (vp_out & BITFIELD64_BIT(VARYING_SLOT_FOGC)) { in r200_run_tcl_render()
444 if (vp_out & BITFIELD64_BIT(VARYING_SLOT_PSIZ)) { in r200_run_tcl_render()
448 if (vp_out & BITFIELD64_BIT(i)) { in r200_run_tcl_render()
Dr200_swtcl.c113 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_POINTSIZE)) { in r200SetVertexFormat()
128 (BITFIELD64_BIT(_TNL_ATTRIB_COLOR1) | BITFIELD64_BIT(_TNL_ATTRIB_FOG))) { in r200SetVertexFormat()
131 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_COLOR1)) { in r200SetVertexFormat()
139 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_FOG)) { in r200SetVertexFormat()
146 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_FOG)) { in r200SetVertexFormat()
153 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_COLOR1)) { in r200SetVertexFormat()
167 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_TEX(i))) { in r200SetVertexFormat()
/external/mesa3d/src/mesa/drivers/dri/radeon/
Dradeon_swtcl.c138 (BITFIELD64_BIT(_TNL_ATTRIB_COLOR1) | BITFIELD64_BIT(_TNL_ATTRIB_FOG))) { in radeonSetVertexFormat()
141 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_COLOR1)) { in radeonSetVertexFormat()
150 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_FOG)) { in radeonSetVertexFormat()
158 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_FOG)) { in radeonSetVertexFormat()
166 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_COLOR1)) { in radeonSetVertexFormat()
181 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_TEX(i))) { in radeonSetVertexFormat()
298 | BITFIELD64_BIT(_TNL_ATTRIB_COLOR1)))) in radeonChooseVertexState()
/external/mesa3d/src/compiler/nir/
Dnir_gather_info.c44 bitfield = BITFIELD64_BIT(idx - VARYING_SLOT_PATCH0); in set_io_mask()
48 bitfield = BITFIELD64_BIT(idx); in set_io_mask()
237 shader->info.double_inputs_read |= BITFIELD64_BIT(idx); in gather_intrinsic_info()
/external/mesa3d/src/mesa/state_tracker/
Dst_program.c405 if ((stvp->Base.info.inputs_read & BITFIELD64_BIT(attr)) != 0) { in st_translate_vertex_program()
410 BITFIELD64_BIT(attr)) != 0) { in st_translate_vertex_program()
424 if ((stvp->Base.info.outputs_written & BITFIELD64_BIT(attr)) == 0) { in st_translate_vertex_program()
700 if ((inputsRead & BITFIELD64_BIT(attr)) != 0) { in st_translate_fragment_program()
839 if (outputsWritten & BITFIELD64_BIT(FRAG_RESULT_DEPTH)) { in st_translate_fragment_program()
847 if (outputsWritten & BITFIELD64_BIT(FRAG_RESULT_STENCIL)) { in st_translate_fragment_program()
855 if (outputsWritten & BITFIELD64_BIT(FRAG_RESULT_SAMPLE_MASK)) { in st_translate_fragment_program()
869 if (written & BITFIELD64_BIT(loc)) { in st_translate_fragment_program()
1319 if ((prog->info.inputs_read & BITFIELD64_BIT(attr)) == 0) in st_translate_program_common()
1358 if (prog->info.outputs_written & BITFIELD64_BIT(attr)) { in st_translate_program_common()
[all …]
Dst_atifs_to_tgsi.c553 prog->info.outputs_written = BITFIELD64_BIT(FRAG_RESULT_COLOR); in st_init_atifs_prog()
565 … prog->info.inputs_read |= BITFIELD64_BIT(VARYING_SLOT_TEX0 + pass_tex - GL_TEXTURE0_ARB); in st_init_atifs_prog()
572 … prog->info.inputs_read |= BITFIELD64_BIT(VARYING_SLOT_TEX0 + pass_tex - GL_TEXTURE0_ARB); in st_init_atifs_prog()
586 prog->info.inputs_read |= BITFIELD64_BIT(VARYING_SLOT_COL0); in st_init_atifs_prog()
591 prog->info.inputs_read |= BITFIELD64_BIT(VARYING_SLOT_COL1); in st_init_atifs_prog()
599 prog->info.inputs_read |= BITFIELD64_BIT(VARYING_SLOT_FOGC); in st_init_atifs_prog()
Dst_atom_rasterizer.c203 BITFIELD64_BIT(VARYING_SLOT_PSIZ)) { in st_update_rasterizer()
225 BITFIELD64_BIT(VARYING_SLOT_PSIZ)); in st_update_rasterizer()
Dst_glsl_to_nir.cpp88 if ((prog->info.inputs_read & BITFIELD64_BIT(attr)) != 0) { in st_nir_assign_vs_in_locations()
91 if ((prog->info.double_inputs_read & BITFIELD64_BIT(attr)) != 0) { in st_nir_assign_vs_in_locations()
/external/mesa3d/src/mesa/drivers/dri/i915/
Di830_vtbl.c105 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_POINTSIZE)) { in i830_render_start()
112 if (index_bitset & (BITFIELD64_BIT(_TNL_ATTRIB_COLOR1) | in i830_render_start()
113 BITFIELD64_BIT(_TNL_ATTRIB_FOG))) { in i830_render_start()
114 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_COLOR1)) { in i830_render_start()
121 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_FOG)) in i830_render_start()
131 if (index_bitset & BITFIELD64_BIT(_TNL_ATTRIB_TEX(i))) { in i830_render_start()
/external/mesa3d/src/mesa/program/
Dprogramopt.c111 vprog->info.outputs_written |= BITFIELD64_BIT(VARYING_SLOT_POS); in insert_mvp_dp4_code()
212 vprog->info.outputs_written |= BITFIELD64_BIT(VARYING_SLOT_POS); in insert_mvp_mad_code()
596 !(prog->info.inputs_read & BITFIELD64_BIT(VARYING_SLOT_POS))) in _mesa_program_fragment_position_to_sysval()
599 prog->info.inputs_read &= ~BITFIELD64_BIT(VARYING_SLOT_POS); in _mesa_program_fragment_position_to_sysval()
/external/mesa3d/src/compiler/glsl/
Dir_set_program_inouts.cpp105 bitfield = BITFIELD64_BIT(idx - VARYING_SLOT_PATCH0); in mark()
109 bitfield = BITFIELD64_BIT(idx); in mark()

12