Home
last modified time | relevance | path

Searched refs:BITSET_TEST (Results 1 – 22 of 22) sorted by relevance

/external/mesa3d/src/intel/compiler/
Dbrw_vec4_live_variables.cpp82 if (!BITSET_TEST(bd->def, v)) in setup_def_use()
90 !BITSET_TEST(bd->flag_def, c)) { in setup_def_use()
105 if (!BITSET_TEST(bd->use, v)) in setup_def_use()
114 !BITSET_TEST(bd->flag_use, c)) { in setup_def_use()
294 if (BITSET_TEST(bd->livein, i)) { in calculate_live_intervals()
299 if (BITSET_TEST(bd->liveout, i)) { in calculate_live_intervals()
Dbrw_fs_live_variables.cpp69 if (!BITSET_TEST(bd->def, var)) in setup_one_read()
87 if (!inst->is_partial_write() && !BITSET_TEST(bd->use, var)) in setup_one_write()
239 if (BITSET_TEST(bd->livein, i) && BITSET_TEST(bd->defin, i)) { in compute_start_end()
244 if (BITSET_TEST(bd->liveout, i) && BITSET_TEST(bd->defout, i)) { in compute_start_end()
Dbrw_vec4_dead_code_eliminate.cpp64 result_live[c] |= BITSET_TEST(live, v); in dead_code_eliminate()
69 result_live[c] = BITSET_TEST(flag_live, c); in dead_code_eliminate()
104 combined_live |= BITSET_TEST(flag_live, c); in dead_code_eliminate()
Dbrw_schedule_instructions.cpp633 if (BITSET_TEST(v->live_intervals->block_data[block].livein, i)) { in setup_liveness()
635 if (!BITSET_TEST(livein[block], vgrf)) { in setup_liveness()
641 if (BITSET_TEST(v->live_intervals->block_data[block].liveout, i)) in setup_liveness()
654 if (!BITSET_TEST(livein[block + 1], i)) { in setup_liveness()
714 if (!BITSET_TEST(livein[block_idx], inst->dst.nr) && in get_register_pressure_benefit()
724 !BITSET_TEST(liveout[block_idx], inst->src[i].nr) && in get_register_pressure_benefit()
732 if (!BITSET_TEST(hw_liveout[block_idx], reg) && in get_register_pressure_benefit()
Dbrw_fs_dead_code_eliminate.cpp96 result_live |= BITSET_TEST(live, var + i); in dead_code_eliminate()
Dbrw_fs_copy_propagation.cpp210 if (BITSET_TEST(live->block_data[block->num].defout, in setup_initial_values()
886 if (BITSET_TEST(dataflow.bd[block->num].livein, i)) { in opt_copy_propagation()
/external/mesa3d/src/broadcom/compiler/
Dvir_live_variables.c72 if (!BITSET_TEST(block->def, var)) in vir_setup_use()
115 if (BITSET_TEST(block->use, var) || BITSET_TEST(block->def, var)) in vir_setup_def()
292 if (BITSET_TEST(block->live_in, i)) { in vir_compute_start_end()
299 if (BITSET_TEST(block->live_out, i)) { in vir_compute_start_end()
Dvir.c735 if (BITSET_TEST(c->flat_shade_flags, i)) in v3d_set_fs_prog_data_inputs()
/external/mesa3d/src/gallium/drivers/vc4/
Dvc4_qir_live_variables.c73 if (!BITSET_TEST(block->def, var)) in qir_setup_use()
113 if (BITSET_TEST(block->use, var) || BITSET_TEST(block->def, var)) in qir_setup_def()
282 if (BITSET_TEST(block->live_in, i)) { in qir_compute_start_end()
289 if (BITSET_TEST(block->live_out, i)) { in qir_compute_start_end()
Dvc4_register_allocate.c218 if (BITSET_TEST(regs, ACC_INDEX + 4)) in vc4_ra_select_callback()
229 if (BITSET_TEST(regs, acc)) { in vc4_ra_select_callback()
239 if (BITSET_TEST(regs, ab)) { in vc4_ra_select_callback()
Dvc4_qir_schedule.c438 BITSET_TEST(state->temp_live, inst->src[i].index)) { in get_register_pressure_cost()
/external/mesa3d/src/compiler/nir/
Dnir_worklist.c62 if (BITSET_TEST(w->blocks_present, block->index)) in nir_block_worklist_push_head()
104 if (BITSET_TEST(w->blocks_present, block->index)) in nir_block_worklist_push_tail()
Dnir_liveness.c258 if (BITSET_TEST(instr->block->live_out, def->live_index)) { in nir_ssa_def_is_live_at()
264 if (BITSET_TEST(instr->block->live_in, def->live_index) || in nir_ssa_def_is_live_at()
Dnir_opt_dead_cf.c170 return !BITSET_TEST(after->live_in, def->live_index); in def_not_live_out()
Dnir_validate.c292 validate_assert(state, !BITSET_TEST(state->ssa_defs_found, def->index)); in validate_ssa_def()
901 validate_assert(state, !BITSET_TEST(state->regs_found, reg->index)); in prevalidate_reg_decl()
/external/mesa3d/src/util/
Dregister_allocate.c254 if (!BITSET_TEST(regs->regs[r1].conflicts, r2)) { in ra_add_reg_conflict()
336 return BITSET_TEST(c->regs, r); in reg_belongs_to_class()
467 if (n1 != n2 && !BITSET_TEST(g->nodes[n1].adjacency, n2)) { in ra_add_node_interference()
564 BITSET_TEST(g->regs->regs[r].conflicts, g->nodes[n2].reg)) { in ra_any_neighbors_conflict()
Dbitset.h60 #define BITSET_TEST(x, b) ((x)[BITSET_BITWORD(b)] & BITSET_BIT(b)) macro
/external/mesa3d/src/compiler/glsl/
Dir_array_refcount.h100 return BITSET_TEST(bits, linearized_index); in is_linearized_index_referenced()
/external/mesa3d/src/gallium/drivers/freedreno/ir3/
Dir3_ra.c675 if (!BITSET_TEST(bd->def, name)) \ in ra_block_compute_live_ranges()
761 debug_assert(!BITSET_TEST(bd->use, name)); in ra_block_compute_live_ranges()
876 if (BITSET_TEST(bs, i)) { in print_bitset()
926 if (BITSET_TEST(bd->livein, i)) { in ra_add_interference()
931 if (BITSET_TEST(bd->liveout, i)) { in ra_add_interference()
/external/mesa3d/src/mesa/main/
Dtexstate.c773 if (BITSET_TEST(enabled_texture_units, unit)) in update_ff_texture_state()
907 if (!BITSET_TEST(enabled_texture_units, i)) in _mesa_update_texture_state()
/external/mesa3d/src/intel/vulkan/
Danv_nir_apply_pipeline_layout.c440 if (!BITSET_TEST(state.set[set].used, binding)) in anv_nir_apply_pipeline_layout()
/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_draw.c455 if (BITSET_TEST(used_for_txf, i)) { in brw_predraw_resolve_inputs()