/external/v8/src/mips/ |
D | constants-mips.h | 740 BNZ_H = (((3U << 3) + 5) << kRsShift), enumerator 1648 case BNZ_H: in IsMSABranchInstr() 1758 case BNZ_H: in InstructionType() 1911 case BNZ_H: in IsForbiddenAfterBranchInstr()
|
D | disasm-mips.cc | 578 case BNZ_H: in PrintMsaDataFormat() 1724 case BNZ_H: in DecodeTypeImmediate()
|
D | assembler-mips.cc | 514 case BNZ_H: in IsMsaBranch() 3244 V(bnz_h, BNZ_H) \
|
D | simulator-mips.cc | 4261 case BNZ_H: in DecodeMsaDataFormat() 6441 case BNZ_H: in DecodeTypeImmediate()
|
/external/v8/src/mips64/ |
D | constants-mips64.h | 774 BNZ_H = (((3U << 3) + 5) << kRsShift), enumerator 1705 case BNZ_H: in IsMSABranchInstr() 1842 case BNZ_H: in InstructionType() 1994 case BNZ_H: in IsForbiddenAfterBranchInstr()
|
D | disasm-mips64.cc | 619 case BNZ_H: in PrintMsaDataFormat() 1926 case BNZ_H: in DecodeTypeImmediateCOP1()
|
D | assembler-mips64.cc | 493 case BNZ_H: in IsMsaBranch() 3561 V(bnz_h, BNZ_H) \
|
D | simulator-mips64.cc | 4472 case BNZ_H: in DecodeMsaDataFormat() 6680 case BNZ_H: in DecodeTypeImmediate()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
D | MipsSEInstrInfo.cpp | 561 case Mips::BZ_H: return Mips::BNZ_H; in getOppositeBranchOpc() 566 case Mips::BNZ_H: return Mips::BZ_H; in getOppositeBranchOpc()
|
D | MipsInstrInfo.cpp | 425 case Mips::BNZ_H: in isBranchOffsetInRange()
|
D | MipsSEISelLowering.cpp | 1068 return emitMSACBranchPseudo(MI, BB, Mips::BNZ_H); in EmitInstrWithCustomInserter()
|
D | MipsMSAInstrInfo.td | 2844 def BNZ_H : BNZ_H_ENC, BNZ_H_DESC;
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Mips/longbranch/ |
D | branch-limits-msa.mir | 381 ; MSA: BNZ_H $w0, %bb.2, implicit-def $at { 405 ; PIC: BNZ_H $w0, %bb.3, implicit-def $at { 1008 BNZ_H killed renamable $w0, %bb.2, implicit-def dead $at
|
/external/capstone/arch/Mips/ |
D | MipsGenAsmWriter.inc | 293 21128U, // BNZ_H 2007 0U, // BNZ_H
|
D | MipsGenDisassemblerTables.inc | 1147 /* 3081 */ MCD_OPC_Decode, 148, 2, 84, // Opcode: BNZ_H
|
/external/llvm/lib/Target/Mips/ |
D | MipsSEISelLowering.cpp | 1124 return emitMSACBranchPseudo(MI, BB, Mips::BNZ_H); in EmitInstrWithCustomInserter()
|
D | MipsMSAInstrInfo.td | 2837 def BNZ_H : BNZ_H_ENC, BNZ_H_DESC;
|
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/ |
D | MipsGenMCCodeEmitter.inc | 819 UINT64_C(1201668096), // BNZ_H 4171 case Mips::BNZ_H: 8545 Feature_HasStdEnc | Feature_HasMSA | 0, // BNZ_H = 806
|
D | MipsGenAsmWriter.inc | 2034 21708U, // BNZ_H 4665 0U, // BNZ_H
|
D | MipsGenInstrInfo.inc | 821 BNZ_H = 806, 4866 …dSideEffects), 0x6ULL, nullptr, ImplicitList2, OperandInfo179, -1 ,nullptr }, // Inst #806 = BNZ_H
|
D | MipsGenDisassemblerTables.inc | 3620 /* 4289 */ MCD::OPC_Decode, 166, 6, 218, 1, // Opcode: BNZ_H
|
D | MipsGenAsmMatcher.inc | 5446 …{ 1550 /* bnz.h */, Mips::BNZ_H, Convert__MSA128AsmReg1_0__JumpTarget1_1, Feature_HasStdEnc|Featur…
|