| /external/v8/src/mips/ |
| D | constants-mips.h | 741 BNZ_W = (((3U << 3) + 6) << kRsShift), enumerator
1649 case BNZ_W: in IsMSABranchInstr()
1759 case BNZ_W: in InstructionType()
1912 case BNZ_W: in IsForbiddenAfterBranchInstr()
|
| D | disasm-mips.cc | 582 case BNZ_W: in PrintMsaDataFormat()
1725 case BNZ_W: in DecodeTypeImmediate()
|
| D | assembler-mips.cc | 515 case BNZ_W: in IsMsaBranch()
3245 V(bnz_w, BNZ_W) \
|
| D | simulator-mips.cc | 4265 case BNZ_W: in DecodeMsaDataFormat()
6444 case BNZ_W: in DecodeTypeImmediate()
|
| /external/v8/src/mips64/ |
| D | constants-mips64.h | 775 BNZ_W = (((3U << 3) + 6) << kRsShift), enumerator
1706 case BNZ_W: in IsMSABranchInstr()
1843 case BNZ_W: in InstructionType()
1995 case BNZ_W: in IsForbiddenAfterBranchInstr()
|
| D | disasm-mips64.cc | 623 case BNZ_W: in PrintMsaDataFormat()
1927 case BNZ_W: in DecodeTypeImmediateCOP1()
|
| D | assembler-mips64.cc | 494 case BNZ_W: in IsMsaBranch()
3562 V(bnz_w, BNZ_W) \
|
| D | simulator-mips64.cc | 4476 case BNZ_W: in DecodeMsaDataFormat()
6683 case BNZ_W: in DecodeTypeImmediate()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
| D | MipsSEInstrInfo.cpp | 562 case Mips::BZ_W: return Mips::BNZ_W; in getOppositeBranchOpc()
567 case Mips::BNZ_W: return Mips::BZ_W; in getOppositeBranchOpc()
|
| D | MipsInstrInfo.cpp | 426 case Mips::BNZ_W: in isBranchOffsetInRange()
|
| D | MipsSEISelLowering.cpp | 1070 return emitMSACBranchPseudo(MI, BB, Mips::BNZ_W); in EmitInstrWithCustomInserter()
|
| D | MipsMSAInstrInfo.td | 2845 def BNZ_W : BNZ_W_ENC, BNZ_W_DESC;
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Mips/longbranch/ |
| D | branch-limits-msa.mir | 495 ; MSA: BNZ_W $w0, %bb.2, implicit-def $at {
519 ; PIC: BNZ_W $w0, %bb.3, implicit-def $at {
1122 BNZ_W killed renamable $w0, %bb.2, implicit-def dead $at
|
| /external/capstone/arch/Mips/ |
| D | MipsGenAsmWriter.inc | 295 25177U, // BNZ_W
2009 0U, // BNZ_W
|
| D | MipsGenDisassemblerTables.inc | 1150 /* 3093 */ MCD_OPC_Decode, 150, 2, 85, // Opcode: BNZ_W
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 1126 return emitMSACBranchPseudo(MI, BB, Mips::BNZ_W); in EmitInstrWithCustomInserter()
|
| D | MipsMSAInstrInfo.td | 2838 def BNZ_W : BNZ_W_ENC, BNZ_W_DESC;
|
| /external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/ |
| D | MipsGenMCCodeEmitter.inc | 821 UINT64_C(1203765248), // BNZ_W
4173 case Mips::BNZ_W:
8547 Feature_HasStdEnc | Feature_HasMSA | 0, // BNZ_W = 808
|
| D | MipsGenAsmWriter.inc | 2036 26056U, // BNZ_W
4667 0U, // BNZ_W
|
| D | MipsGenInstrInfo.inc | 823 BNZ_W = 808,
4868 …dSideEffects), 0x6ULL, nullptr, ImplicitList2, OperandInfo180, -1 ,nullptr }, // Inst #808 = BNZ_W
|
| D | MipsGenDisassemblerTables.inc | 3623 /* 4304 */ MCD::OPC_Decode, 168, 6, 219, 1, // Opcode: BNZ_W
|
| D | MipsGenAsmMatcher.inc | 5448 …{ 1562 /* bnz.w */, Mips::BNZ_W, Convert__MSA128AsmReg1_0__JumpTarget1_1, Feature_HasStdEnc|Featur…
|