Home
last modified time | relevance | path

Searched refs:BRW_ALIGN_16 (Results 1 – 11 of 11) sorted by relevance

/external/mesa3d/src/intel/compiler/
Dbrw_clip_util.c93 brw_set_default_access_mode(p, BRW_ALIGN_16); in brw_clip_project_position()
188 brw_set_default_access_mode(p, BRW_ALIGN_16); in brw_clip_interp_vertex()
230 brw_set_default_access_mode(p, BRW_ALIGN_16); in brw_clip_interp_vertex()
Dbrw_vec4_generator.cpp69 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_math_gen6()
1939 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
1981 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
1993 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
2016 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
2038 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
2080 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
2229 brw_set_default_access_mode(p, BRW_ALIGN_16); in brw_vec4_generate_assembly()
Dbrw_eu_validate.c510 if (brw_inst_access_mode(devinfo, inst) == BRW_ALIGN_16) { in general_restrictions_on_region_parameters()
728 if (brw_inst_access_mode(devinfo, inst) == BRW_ALIGN_16) in region_alignment_rules()
1234 ERROR_IF(brw_inst_access_mode(devinfo, inst) == BRW_ALIGN_16 && in special_requirements_for_handling_double_precision_data_types()
Dtest_eu_compact.cpp295 brw_set_default_access_mode(p, BRW_ALIGN_16); in run_tests()
Dbrw_fs_generator.cpp1138 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_ddy()
1745 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
1752 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
1851 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
1862 brw_set_default_access_mode(p, BRW_ALIGN_16); in generate_code()
Dtest_eu_validate.cpp377 brw_set_default_access_mode(p, BRW_ALIGN_16); in TEST_P()
424 brw_set_default_access_mode(p, BRW_ALIGN_16); in TEST_P()
456 brw_set_default_access_mode(p, BRW_ALIGN_16); in TEST_P()
1422 brw_set_default_access_mode(p, BRW_ALIGN_16); in TEST_P()
Dbrw_eu_defines.h89 #define BRW_ALIGN_16 1 macro
Dbrw_clip_unfilled.c81 brw_set_default_access_mode(p, BRW_ALIGN_16); in compute_tri_direction()
Dbrw_compile_sf.c643 brw_set_default_access_mode(p, BRW_ALIGN_16); in brw_emit_point_sprite_setup()
Dbrw_eu_emit.c1112 const bool align16 = brw_inst_access_mode(devinfo, p->current) == BRW_ALIGN_16; in brw_F32TO16()
1159 bool align16 = brw_inst_access_mode(devinfo, p->current) == BRW_ALIGN_16; in brw_F16TO32()
2831 brw_inst_access_mode(p->devinfo, p->current) == BRW_ALIGN_16) in brw_surface_payload_size()
/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_ff_gs_emit.c443 brw_set_default_access_mode(p, BRW_ALIGN_16); in gen6_sol_program()