Home
last modified time | relevance | path

Searched refs:BR_V (Results 1 – 25 of 47) sorted by relevance

12

/external/u-boot/include/configs/
DMPC8572DS.h158 (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000) | BR_PS_16 | BR_V)
161 #define CONFIG_SYS_BR1_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | BR_PS_16 | BR_V)
190 #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V)
299 | BR_V) /* valid */
317 | BR_V) /* valid */
323 | BR_V) /* valid */
330 | BR_V) /* valid */
DMPC8536DS.h163 (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000) | BR_PS_16 | BR_V)
168 | BR_PS_16 | BR_V)
203 #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V)
297 | BR_V) /* valid */
317 | BR_V) /* valid */
324 | BR_V) /* valid */
332 | BR_V) /* valid */
Dtuxx1.h79 BR_V)
100 BR_V)
123 BR_V)
146 BR_V)
Dxpedite520x.h115 BR_V)
123 BR_V)
129 BR_V)
143 BR_V)
DMPC8548CDS.h155 (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS + 0x800000) | BR_PS_16 | BR_V)
157 (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | BR_PS_16 | BR_V)
209 | BR_PS_32 | (3<<BR_MSEL_SHIFT) | BR_V)
286 (BR_PHYS_ADDR(CADMUS_BASE_ADDR_PHYS) | BR_PS_8 | BR_V)
Dxpedite537x.h130 BR_V)
143 BR_V)
151 BR_V)
168 BR_V)
Dxpedite550x.h131 BR_V)
144 BR_V)
152 BR_V)
169 BR_V)
Dsuvd3.h90 BR_V)
95 BR_V)
111 BR_V)
Dve8313.h126 | BR_V) /* valid */
184 | BR_V) /* valid */
208 | BR_V)
221 | BR_V)
Dids8313.h185 BR_V)
219 BR_V)
244 BR_V)
261 BR_V)
Dkmp204x.h37 | BR_V) /* valid */
59 | BR_V) /* valid */
DMPC832XEMDS.h198 | BR_V) /* valid */
226 | BR_V)
252 | BR_V)
271 | BR_V)
Dxpedite517x.h141 BR_V)
154 BR_V)
160 BR_V)
172 BR_V)
DMPC8349ITX.h230 | BR_V)
252 | BR_V)
273 | BR_V)
292 | BR_V)
DMPC8313ERDB.h198 | BR_V) /* valid */
264 | BR_V) /* valid */
300 | BR_V) /* valid */
325 | BR_V) /* valid */
Dcorenet_ds.h184 | BR_PS_16 | BR_V)
189 (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | BR_PS_16 | BR_V)
199 #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V)
239 | BR_V) /* valid */
Dmpc8308_p1m.h232 | BR_V) /* valid */
257 | BR_V) /* valid */
273 | BR_V) /* valid */
Dp1_p2_rdb_pc.h367 | BR_PS_16 | BR_V)
407 | BR_V) /* valid */
461 BR_PS_8 | BR_V)
467 BR_PS_8 | BR_V)
499 (BR_PHYS_ADDR(CONFIG_SYS_VSC7385_BASE_PHYS) | BR_PS_8 | BR_V)
DMPC8308RDB.h230 | BR_V) /* valid */
256 | BR_V) /* valid */
277 | BR_V) /* valid */
DP2041RDB.h176 BR_PS_16 | BR_V)
189 #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(CPLD_BASE_PHYS) | BR_PS_8 | BR_V)
230 | BR_V) /* valid */
Dvme8349.h107 BR_V) /* valid */
127 BR_V) /* valid */
148 | BR_V)
DP1022DS.h198 (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | BR_PS_16 | BR_V)
247 | BR_V) /* valid */
277 #define CONFIG_SYS_BR2_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V)
Dkm8360.h164 BR_V)
184 BR_V)
DMPC837XEMDS.h232 | BR_V) /* valid */
262 | BR_V)
285 | BR_V) /* valid */
/external/u-boot/arch/powerpc/cpu/mpc8xxx/
Dfsl_lbc.c43 if (get_lbc_br(1) & BR_V) in init_early_memctl_regs()
125 if ((get_lbc_br(i) & (BR_V | BR_MSEL)) == (BR_V | msel)) { in upmconfig()

12