| /external/v8/src/mips/ |
| D | constants-mips.h | 733 BZ_V = (((1U << 3) + 3) << kRsShift), enumerator
1641 case BZ_V: in IsMSABranchInstr()
1751 case BZ_V: in InstructionType()
1904 case BZ_V: in IsForbiddenAfterBranchInstr()
|
| D | disasm-mips.cc | 569 case BZ_V: in PrintMsaDataFormat()
1715 case BZ_V: in DecodeTypeImmediate()
|
| D | assembler-mips.cc | 507 case BZ_V: in IsMsaBranch()
3237 V(bz_v, BZ_V) \
|
| D | simulator-mips.cc | 4252 case BZ_V: in DecodeMsaDataFormat()
6391 case BZ_V: { in DecodeTypeImmediate()
|
| /external/v8/src/mips64/ |
| D | constants-mips64.h | 767 BZ_V = (((1U << 3) + 3) << kRsShift), enumerator
1698 case BZ_V: in IsMSABranchInstr()
1835 case BZ_V: in InstructionType()
1987 case BZ_V: in IsForbiddenAfterBranchInstr()
|
| D | disasm-mips64.cc | 610 case BZ_V: in PrintMsaDataFormat()
1917 case BZ_V: in DecodeTypeImmediateCOP1()
|
| D | assembler-mips64.cc | 486 case BZ_V: in IsMsaBranch()
3554 V(bz_v, BZ_V) \
|
| D | simulator-mips64.cc | 4463 case BZ_V: in DecodeMsaDataFormat()
6630 case BZ_V: { in DecodeTypeImmediate()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
| D | MipsSEInstrInfo.cpp | 564 case Mips::BZ_V: return Mips::BNZ_V; in getOppositeBranchOpc()
569 case Mips::BNZ_V: return Mips::BZ_V; in getOppositeBranchOpc()
|
| D | MipsInstrInfo.cpp | 423 case Mips::BZ_V: in isBranchOffsetInRange()
|
| D | MipsSEISelLowering.cpp | 1084 return emitMSACBranchPseudo(MI, BB, Mips::BZ_V); in EmitInstrWithCustomInserter()
|
| D | MipsMSAInstrInfo.td | 2887 def BZ_V : BZ_V_ENC, BZ_V_DESC;
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Mips/longbranch/ |
| D | branch-limits-msa.mir | 777 BZ_V killed renamable $w0, %bb.2, implicit-def dead $at
1286 ; MSA: BZ_V $w0, %bb.2, implicit-def $at {
1309 ; PIC: BZ_V $w0, %bb.3, implicit-def $at {
|
| /external/capstone/arch/Mips/ |
| D | MipsGenAsmWriter.inc | 319 23412U, // BZ_V
2033 0U, // BZ_V
|
| D | MipsGenDisassemblerTables.inc | 844 /* 1762 */ MCD_OPC_Decode, 174, 2, 69, // Opcode: BZ_V
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 1140 return emitMSACBranchPseudo(MI, BB, Mips::BZ_V); in EmitInstrWithCustomInserter()
|
| D | MipsMSAInstrInfo.td | 2880 def BZ_V : BZ_V_ENC, BZ_V_DESC;
|
| /external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/ |
| D | MipsGenMCCodeEmitter.inc | 845 UINT64_C(1163919360), // BZ_V
4177 case Mips::BZ_V:
8571 Feature_HasStdEnc | Feature_HasMSA | 0, // BZ_V = 832
|
| D | MipsGenAsmWriter.inc | 2060 24291U, // BZ_V
4691 0U, // BZ_V
|
| D | MipsGenInstrInfo.inc | 847 BZ_V = 832,
4892 …edSideEffects), 0x6ULL, nullptr, ImplicitList2, OperandInfo177, -1 ,nullptr }, // Inst #832 = BZ_V
|
| D | MipsGenDisassemblerTables.inc | 3301 /* 2584 */ MCD::OPC_Decode, 192, 6, 203, 1, // Opcode: BZ_V
|
| D | MipsGenAsmMatcher.inc | 5481 …{ 1708 /* bz.v */, Mips::BZ_V, Convert__MSA128AsmReg1_0__JumpTarget1_1, Feature_HasStdEnc|Feature_…
|