Home
last modified time | relevance | path

Searched refs:BaseReg2 (Results 1 – 7 of 7) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64InstrInfo.h132 MachineInstr &SecondLdSt, unsigned BaseReg2,
DAArch64InstrInfo.cpp2362 unsigned BaseReg2, in shouldClusterMemOps() argument
2364 if (BaseReg1 != BaseReg2) in shouldClusterMemOps()
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DTargetInstrInfo.h1150 MachineInstr &SecondLdSt, unsigned BaseReg2, in shouldClusterMemOps() argument
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DSIInstrInfo.h168 MachineInstr &SecondLdSt, unsigned BaseReg2,
DSIInstrInfo.cpp377 const MachineInstr &MI2, unsigned BaseReg2) { in memOpsHaveSameBasePtr() argument
378 if (BaseReg1 == BaseReg2) in memOpsHaveSameBasePtr()
407 unsigned BaseReg2, in shouldClusterMemOps() argument
409 if (!memOpsHaveSameBasePtr(FirstLdSt, BaseReg1, SecondLdSt, BaseReg2)) in shouldClusterMemOps()
/external/llvm/lib/CodeGen/
DMachinePipeliner.cpp1024 unsigned BaseReg1, BaseReg2; in addLoopCarriedDependences() local
1027 !TII->getMemOpBaseRegImmOfs(MI, BaseReg2, Offset2, TRI)) { in addLoopCarriedDependences()
1031 if (BaseReg1 == BaseReg2 && (int)Offset1 < (int)Offset2) { in addLoopCarriedDependences()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DMachinePipeliner.cpp1104 unsigned BaseReg1, BaseReg2; in addLoopCarriedDependences() local
1107 TII->getMemOpBaseRegImmOfs(MI, BaseReg2, Offset2, TRI)) { in addLoopCarriedDependences()
1108 if (BaseReg1 == BaseReg2 && (int)Offset1 < (int)Offset2) { in addLoopCarriedDependences()