| /external/v8/src/builtins/arm64/ |
| D | builtins-arm64.cc | 128 __ Bic(slot_count, slot_count_without_rounding, 1); in Generate_JSBuiltinsConstructStubHelper() local
305 __ Bic(x10, x12, 1); in Generate_JSConstructStubGeneric() local
438 __ Bic(x11, x11, 1); in Generate_ResumeGeneratorTrampoline() local
587 __ Bic(slots_to_claim, slots_to_claim, 1); in Generate_JSEntryTrampolineHelper() local
974 __ Bic(x11, x11, 1); in Generate_InterpreterEntryTrampoline() local
1070 __ Bic(slots_to_claim, slots_to_claim, 1); in Generate_InterpreterPushArgs() local
2570 __ Bic(scratch1, scratch1, 1); in Generate_ArgumentsAdaptorTrampoline() local
|
| /external/v8/src/arm64/ |
| D | macro-assembler-arm64-inl.h | 46 void TurboAssembler::Bic(const Register& rd, const Register& rn, in Bic() function
1162 Bic(untagged_obj, obj, kHeapObjectTag); in ObjectUntag()
1263 Bic(tmp, tmp, 1); in DropArguments()
|
| D | macro-assembler-arm64.h | 388 V(bic, Bic) \
519 void Bic(const VRegister& vd, const int imm8, const int left_shift = 0) {
628 inline void Bic(const Register& rd, const Register& rn,
|
| D | macro-assembler-arm64.cc | 2062 Bic(dst_reg, dst_reg, 15); in PrepareForTailCall()
2076 Bic(src_reg, src_reg, 15); in PrepareForTailCall()
|
| /external/vixl/test/aarch32/ |
| D | test-assembler-aarch32.cc | 961 __ Bic(r3, r0, r1); in TEST() local
962 __ Bic(r4, r0, Operand(r1, LSL, 4)); in TEST() local
963 __ Bic(r5, r0, Operand(r1, LSR, 1)); in TEST() local
964 __ Bic(r6, r0, Operand(r1, ASR, 20)); in TEST() local
965 __ Bic(r7, r0, Operand(r1, ROR, 28)); in TEST() local
966 __ Bic(r8, r0, 0x1f); in TEST() local
970 __ Bic(r9, r1, Operand(r1, RRX)); in TEST() local
974 __ Bic(r10, r1, Operand(r1, RRX)); in TEST() local
3265 __ Bic(r0, r0, 0); in TEST() local
3309 __ Bic(r2, r0, 0xffffffff); in TEST() local
|
| D | test-disasm-a32.cc | 1491 COMPARE_BOTH(Bic(r0, r1, 0xffffffff), "mov r0, #0\n"); in TEST()
1492 COMPARE_BOTH(Bic(r0, r0, 0), ""); in TEST()
3282 COMPARE_T32(Bic(eq, r7, r7, r6), in TEST()
3286 COMPARE_T32(Bic(eq, r8, r8, r6), in TEST()
4037 CHECK_T32_16(Bic(DontCare, r7, r7, r6), "bics r7, r6\n"); in TEST()
4039 CHECK_T32_16_IT_BLOCK(Bic(DontCare, eq, r7, r7, r6), in TEST()
|
| D | test-simulator-cond-rd-rn-operand-rm-t32.cc | 122 M(Bic) \
|
| D | test-simulator-cond-rd-rn-operand-rm-a32.cc | 122 M(Bic) \
|
| D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to31-t32.cc | 122 M(Bic) \
|
| D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to31-a32.cc | 122 M(Bic) \
|
| D | test-simulator-cond-rd-rn-operand-const-a32.cc | 122 M(Bic) \
|
| D | test-simulator-cond-rd-rn-operand-const-t32.cc | 122 M(Bic) \
|
| D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to32-a32.cc | 122 M(Bic) \
|
| D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to32-t32.cc | 122 M(Bic) \
|
| D | test-simulator-cond-rd-rn-operand-rm-shift-rs-a32.cc | 122 M(Bic) \
|
| /external/vixl/test/aarch64/ |
| D | test-disasm-aarch64.cc | 3359 COMPARE_MACRO(Bic(w6, w7, 0), "mov w6, w7"); in TEST()
3360 COMPARE_MACRO(Bic(x6, x7, 0), "mov x6, x7"); in TEST()
3376 COMPARE_MACRO(Bic(w18, w19, 0xffffffff), "mov w18, #0x0"); in TEST()
3377 COMPARE_MACRO(Bic(x18, x19, 0xffffffff), "and x18, x19, #0xffffffff00000000"); in TEST()
3378 COMPARE_MACRO(Bic(x18, x19, 0xffffffffffffffff), "mov x18, #0x0"); in TEST()
4903 COMPARE_MACRO(Bic(v6.V8B(), v7.V8B(), v8.V8B()), "bic v6.8b, v7.8b, v8.8b"); in TEST()
4904 COMPARE_MACRO(Bic(v6.V16B(), v7.V16B(), v8.V16B()), in TEST()
6166 COMPARE_MACRO(Bic(v4.V4H(), 0xaa, 0), "bic v4.4h, #0xaa, lsl #0"); in TEST()
6167 COMPARE_MACRO(Bic(v1.V8H(), 0xcc, 8), "bic v1.8h, #0xcc, lsl #8"); in TEST()
6168 COMPARE_MACRO(Bic(v4.V2S(), 0xaa, 0), "bic v4.2s, #0xaa, lsl #0"); in TEST()
[all …]
|
| D | test-assembler-aarch64.cc | 1053 __ Bic(x2, x0, Operand(x1)); in TEST() local
1054 __ Bic(w3, w0, Operand(w1, LSL, 4)); in TEST() local
1055 __ Bic(x4, x0, Operand(x1, LSL, 4)); in TEST() local
1056 __ Bic(x5, x0, Operand(x1, LSR, 1)); in TEST() local
1057 __ Bic(w6, w0, Operand(w1, ASR, 20)); in TEST() local
1058 __ Bic(x7, x0, Operand(x1, ASR, 20)); in TEST() local
1059 __ Bic(w8, w0, Operand(w1, ROR, 28)); in TEST() local
1060 __ Bic(x9, x0, Operand(x1, ROR, 24)); in TEST() local
1061 __ Bic(x10, x0, Operand(0x1f)); in TEST() local
1062 __ Bic(x11, x0, Operand(0x100)); in TEST() local
[all …]
|
| /external/swiftshader/third_party/subzero/src/ |
| D | IceInstARM32.h | 385 Bic, enumerator
1007 using InstARM32Bic = InstARM32ThreeAddrGPR<InstARM32::Bic>;
|
| D | IceInstARM32.cpp | 3487 template class InstARM32ThreeAddrGPR<InstARM32::Bic>;
|
| /external/vixl/src/aarch64/ |
| D | macro-assembler-aarch64.cc | 752 void MacroAssembler::Bic(const Register& rd, in Bic() function in vixl::aarch64::MacroAssembler
2575 Bic(sp, StackPointer(), 0xf); in PrintfNoPreserve()
|
| D | macro-assembler-aarch64.h | 653 void Bic(const Register& rd, const Register& rn, const Operand& operand);
2537 V(bic, Bic) \
2867 void Bic(const VRegister& vd, const int imm8, const int left_shift = 0) {
|
| /external/v8/src/compiler/arm64/ |
| D | code-generator-arm64.cc | 1000 __ Bic(i.OutputRegister(), i.InputOrZeroRegister64(0), in AssembleArchInstruction() local
1004 __ Bic(i.OutputRegister32(), i.InputOrZeroRegister32(0), in AssembleArchInstruction() local
|
| /external/honggfuzz/examples/apache-httpd/corpus_http2/ |
| D | 11eed1760d4ac87ca521bab29af44a5b.000127c6.honggfuzz.cov | 237 ��G߈���Ќ��P1u�4/�,�]m�-�V�N:���Bic��W��7Y��$��2�/!���(�X�J;=/1�� ��I�]���� �
369 ��G߈���Ќ��P1u�4/�,�]m�-�V�N:���Bic��W��7Y��$��2�/!���(�X�J;=/1�� ��I�]���� �
479 ��G߈���Ќ��P1u�4/�,�]m�-�V�N:���Bic��W��7Y��$��2�/!���(�X�J;=/1�� ��I�]���� �
|
| /external/honggfuzz/examples/apache-httpd/corpus_http1/ |
| D | 11eed1760d4ac87ca521bab29af44a5b.000127c6.honggfuzz.cov | 237 ��G߈���Ќ��P1u�4/�,�]m�-�V�N:���Bic��W��7Y��$��2�/!���(�X�J;=/1�� ��I�]���� �
369 ��G߈���Ќ��P1u�4/�,�]m�-�V�N:���Bic��W��7Y��$��2�/!���(�X�J;=/1�� ��I�]���� �
479 ��G߈���Ќ��P1u�4/�,�]m�-�V�N:���Bic��W��7Y��$��2�/!���(�X�J;=/1�� ��I�]���� �
|
| /external/vixl/src/aarch32/ |
| D | macro-assembler-aarch32.h | 1347 void Bic(Condition cond, Register rd, Register rn, const Operand& operand) { in Bic() function
1371 void Bic(Register rd, Register rn, const Operand& operand) { in Bic() function
1372 Bic(al, rd, rn, operand); in Bic()
1374 void Bic(FlagsUpdate flags, in Bic() function
1381 Bic(cond, rd, rn, operand); in Bic()
1393 Bic(cond, rd, rn, operand); in Bic()
1398 void Bic(FlagsUpdate flags, in Bic() function
1402 Bic(flags, al, rd, rn, operand); in Bic()
|