Home
last modified time | relevance | path

Searched refs:CLKMGR_MAINPLLGRP_MAINDIV_L4SPCLK_OFFSET (Results 1 – 3 of 3) sorted by relevance

/external/u-boot/arch/arm/mach-socfpga/
Dwrap_pll_config.c57 CLKMGR_MAINPLLGRP_MAINDIV_L4SPCLK_OFFSET),
Dclock_manager_gen5.c431 CLKMGR_MAINPLLGRP_MAINDIV_L4SPCLK_OFFSET; in cm_get_l4_sp_clk_hz()
/external/u-boot/arch/arm/mach-socfpga/include/mach/
Dclock_manager_gen5.h204 #define CLKMGR_MAINPLLGRP_MAINDIV_L4SPCLK_OFFSET 7 macro