Home
last modified time | relevance | path

Searched refs:CLKMGR_SDRPLLGRP_DDRDQSCLK_PHASE_MASK (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/mach-socfpga/include/mach/
Dclock_manager_gen5.h304 #define CLKMGR_SDRPLLGRP_DDRDQSCLK_PHASE_MASK 0x00000e00 macro
/external/u-boot/arch/arm/mach-socfpga/
Dclock_manager_gen5.c269 CLKMGR_SDRPLLGRP_DDRDQSCLK_PHASE_MASK); in cm_basic_init()