Home
last modified time | relevance | path

Searched refs:CLK_DIV_DMC1_VAL (Results 1 – 4 of 4) sorted by relevance

/external/u-boot/arch/arm/mach-exynos/
Dclock_init_exynos4.c65 writel(CLK_DIV_DMC1_VAL, &clk->div_dmc1); in system_clock_init()
Dexynos4_setup.h105 #define CLK_DIV_DMC1_VAL ((DPM_RATIO << 24) \ macro
/external/u-boot/board/samsung/trats/
Dtrats.c325 writel(CLK_DIV_DMC1_VAL, (unsigned int)&clk->div_dmc1); in board_clock_init()
Dsetup.h72 #define CLK_DIV_DMC1_VAL ((DPM_RATIO << 24) \ macro