Home
last modified time | relevance | path

Searched refs:CLOCK_ID_DISPLAY (Results 1 – 9 of 9) sorted by relevance

/external/u-boot/arch/arm/mach-tegra/tegra114/
Dclock.c675 clock_set_rate(CLOCK_ID_DISPLAY, 925, 12, 0, 12); in clock_early_init()
680 clock_set_rate(CLOCK_ID_DISPLAY, 925, 26, 0, 12); in clock_early_init()
685 clock_set_rate(CLOCK_ID_DISPLAY, 925, 13, 0, 12); in clock_early_init()
706 pllinfo = &tegra_pll_info_table[CLOCK_ID_DISPLAY]; in clock_early_init()
709 writel(data, &clkrst->crc_pll[CLOCK_ID_DISPLAY].pll_misc); in clock_early_init()
/external/u-boot/arch/arm/mach-tegra/tegra124/
Dclock.c855 clock_set_rate(CLOCK_ID_DISPLAY, 925, 12, 0, 12); in clock_early_init()
860 clock_set_rate(CLOCK_ID_DISPLAY, 925, 26, 0, 12); in clock_early_init()
865 clock_set_rate(CLOCK_ID_DISPLAY, 925, 13, 0, 12); in clock_early_init()
886 pllinfo = &tegra_pll_info_table[CLOCK_ID_DISPLAY]; in clock_early_init()
889 writel(data, &clkrst->crc_pll[CLOCK_ID_DISPLAY].pll_misc); in clock_early_init()
1129 source = get_periph_clock_source(PERIPH_ID_DISP1, CLOCK_ID_DISPLAY, in clock_set_display_rate()
1132 clock_set_rate(CLOCK_ID_DISPLAY, best_n, best_m, best_p, cpcon); in clock_set_display_rate()
/external/u-boot/arch/arm/mach-tegra/tegra210/
Dclock.c973 struct clk_pll_info *pllinfo = &tegra_pll_info_table[CLOCK_ID_DISPLAY]; in clock_early_init()
985 clock_set_rate(CLOCK_ID_DISPLAY, 925, 12, 0, 12); in clock_early_init()
990 clock_set_rate(CLOCK_ID_DISPLAY, 925, 26, 0, 12); in clock_early_init()
995 clock_set_rate(CLOCK_ID_DISPLAY, 925, 13, 0, 12); in clock_early_init()
999 clock_set_rate(CLOCK_ID_DISPLAY, 96, 2, 0, 12); in clock_early_init()
1003 clock_set_rate(CLOCK_ID_DISPLAY, 96, 4, 0, 0); in clock_early_init()
1029 writel(data, &clkrst->crc_pll[CLOCK_ID_DISPLAY].pll_misc); in clock_early_init()
/external/u-boot/arch/arm/include/asm/arch-tegra20/
Dclock-tables.h20 CLOCK_ID_DISPLAY, enumerator
/external/u-boot/arch/arm/mach-tegra/
Dclock.c693 pll_rate[CLOCK_ID_DISPLAY] = clock_get_rate(CLOCK_ID_DISPLAY); in clock_init()
705 debug("PLLD = %d\n", pll_rate[CLOCK_ID_DISPLAY]); in clock_init()
/external/u-boot/arch/arm/include/asm/arch-tegra114/
Dclock-tables.h19 CLOCK_ID_DISPLAY, enumerator
/external/u-boot/arch/arm/include/asm/arch-tegra30/
Dclock-tables.h19 CLOCK_ID_DISPLAY, enumerator
/external/u-boot/arch/arm/include/asm/arch-tegra124/
Dclock-tables.h20 CLOCK_ID_DISPLAY, enumerator
/external/u-boot/arch/arm/include/asm/arch-tegra210/
Dclock-tables.h20 CLOCK_ID_DISPLAY, enumerator