Home
last modified time | relevance | path

Searched refs:CLZ_R6 (Results 1 – 17 of 17) sorted by relevance

/external/v8/src/mips/
Dconstants-mips.h516 CLZ_R6 = ((2U << 3) + 0), enumerator
Ddisasm-mips.cc1340 if ((instr->FunctionFieldRaw() == CLZ_R6) && (instr->FdValue() == 1)) { in DecodeTypeRegisterSPECIAL()
Dassembler-mips.cc2524 GenInstrRegister(SPECIAL, rs, zero_reg, rd, 1, CLZ_R6); in clz()
/external/v8/src/mips64/
Dconstants-mips64.h498 CLZ_R6 = ((2U << 3) + 0), enumerator
Ddisasm-mips64.cc1523 if ((instr->FunctionFieldRaw() == CLZ_R6) && (instr->FdValue() == 1)) { in DecodeTypeRegisterSPECIAL()
Dassembler-mips64.cc2832 GenInstrRegister(SPECIAL, rs, zero_reg, rd, 1, CLZ_R6); in clz()
/external/llvm/lib/Target/Mips/
DMips32r6InstrInfo.td786 def CLZ_R6 : R6MMR6Rel, CLZ_R6_ENC, CLZ_R6_DESC, ISA_MIPS32R6;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/
DMips32r6InstrInfo.td896 def CLZ_R6 : R6MMR6Rel, CLZ_R6_ENC, CLZ_R6_DESC, ISA_MIPS32R6;
/external/capstone/arch/Mips/
DMipsGenAsmWriter.inc407 25248U, // CLZ_R6
2121 0U, // CLZ_R6
DMipsGenDisassemblerTables.inc3657 /* 79 */ MCD_OPC_Decode, 134, 3, 40, // Opcode: CLZ_R6
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/
DMipsGenMCCodeEmitter.inc934 UINT64_C(80), // CLZ_R6
4360 case Mips::CLZ_R6:
8660 Feature_HasStdEnc | Feature_HasMips32r6 | 0, // CLZ_R6 = 921
DMipsGenAsmWriter.inc2149 26153U, // CLZ_R6
4780 0U, // CLZ_R6
DMipsGenInstrInfo.inc936 CLZ_R6 = 921,
4981 …921, 2, 1, 4, 65, 0, 0x6ULL, nullptr, nullptr, OperandInfo31, -1 ,nullptr }, // Inst #921 = CLZ_R6
9929 { Mips::CLZ_R6, Mips::CLZ_R6, Mips::CLZ_MMR6 },
DMipsGenFastISel.inc189 return fastEmitInst_r(Mips::CLZ_R6, &Mips::GPR32RegClass, Op0, Op0IsKill);
DMipsGenDisassemblerTables.inc6205 /* 94 */ MCD::OPC_Decode, 153, 7, 14, // Opcode: CLZ_R6
DMipsGenAsmMatcher.inc5753 …{ 2390 /* clz */, Mips::CLZ_R6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, Feature_HasStdEnc|Feature…
DMipsGenDAGISel.inc12758 /* 23496*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::CLZ_R6), 0,
12761 // Dst: (CLZ_R6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs)