Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_DCSRBAR_PHYS (Results 1 – 25 of 40) sorted by relevance

12

/external/u-boot/board/varisys/cyrus/
Dlaw.c20 #ifdef CONFIG_SYS_DCSRBAR_PHYS
22 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
Dtlb.c98 #ifdef CONFIG_SYS_DCSRBAR_PHYS
99 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/external/u-boot/board/freescale/b4860qds/
Dlaw.c19 #ifdef CONFIG_SYS_DCSRBAR_PHYS
21 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
Dtlb.c100 #ifdef CONFIG_SYS_DCSRBAR_PHYS
101 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/external/u-boot/board/freescale/t208xrdb/
Dlaw.c24 #ifdef CONFIG_SYS_DCSRBAR_PHYS
26 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
Dtlb.c114 #ifdef CONFIG_SYS_DCSRBAR_PHYS
115 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/external/u-boot/board/freescale/t4rdb/
Dlaw.c21 #ifdef CONFIG_SYS_DCSRBAR_PHYS
23 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
Dtlb.c96 #ifdef CONFIG_SYS_DCSRBAR_PHYS
97 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/external/u-boot/board/freescale/t4qds/
Dlaw.c24 #ifdef CONFIG_SYS_DCSRBAR_PHYS
26 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
Dtlb.c108 #ifdef CONFIG_SYS_DCSRBAR_PHYS
109 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/external/u-boot/board/freescale/t208xqds/
Dlaw.c24 #ifdef CONFIG_SYS_DCSRBAR_PHYS
26 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
Dtlb.c114 #ifdef CONFIG_SYS_DCSRBAR_PHYS
115 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/external/u-boot/board/freescale/t104xrdb/
Dlaw.c23 #ifdef CONFIG_SYS_DCSRBAR_PHYS
24 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_4M, LAW_TRGT_IF_DCSR),
Dtlb.c99 #ifdef CONFIG_SYS_DCSRBAR_PHYS
100 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/external/u-boot/board/freescale/t1040qds/
Dlaw.c23 #ifdef CONFIG_SYS_DCSRBAR_PHYS
24 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_4M, LAW_TRGT_IF_DCSR),
Dtlb.c84 #ifdef CONFIG_SYS_DCSRBAR_PHYS
85 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/external/u-boot/board/freescale/t102xqds/
Dlaw.c23 #ifdef CONFIG_SYS_DCSRBAR_PHYS
24 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_4M, LAW_TRGT_IF_DCSR),
Dtlb.c86 #ifdef CONFIG_SYS_DCSRBAR_PHYS
87 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/external/u-boot/board/freescale/t102xrdb/
Dlaw.c23 #ifdef CONFIG_SYS_DCSRBAR_PHYS
24 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_4M, LAW_TRGT_IF_DCSR),
Dtlb.c86 #ifdef CONFIG_SYS_DCSRBAR_PHYS
87 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/external/u-boot/board/keymile/kmp204x/
Dlaw.c23 #ifdef CONFIG_SYS_DCSRBAR_PHYS
25 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
Dtlb.c92 #ifdef CONFIG_SYS_DCSRBAR_PHYS
93 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/external/u-boot/board/freescale/common/p_corenet/
Dlaw.c27 #ifdef CONFIG_SYS_DCSRBAR_PHYS
29 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
Dtlb.c133 #ifdef CONFIG_SYS_DCSRBAR_PHYS
134 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/external/u-boot/arch/powerpc/cpu/mpc85xx/
Dfsl_corenet_serdes.c263 #ifndef CONFIG_SYS_DCSRBAR_PHYS
264 #define CONFIG_SYS_DCSRBAR_PHYS 0x80000000 /* Must be 1GB-aligned for rev1.0 */ macro
314 struct law_entry law = find_law(CONFIG_SYS_DCSRBAR_PHYS); in enable_bank()
317 law_index = set_next_law(CONFIG_SYS_DCSRBAR_PHYS, in enable_bank()
320 set_law(law.index, CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_1M, in enable_bank()

12