Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_NAND_ENABLE_PIN (Results 1 – 25 of 39) sorted by relevance

12

/external/u-boot/board/calao/usb_a9263/
Dusb_a9263.c59 gpio_request(CONFIG_SYS_NAND_ENABLE_PIN, "NAND enable"); in usb_a9263_nand_hw_init()
60 gpio_direction_output(CONFIG_SYS_NAND_ENABLE_PIN, 1); in usb_a9263_nand_hw_init()
/external/u-boot/board/bluewater/snapper9260/
Dsnapper9260.c103 gpio_request(CONFIG_SYS_NAND_ENABLE_PIN, "nand_ce"); in nand_hw_init()
104 gpio_direction_output(CONFIG_SYS_NAND_ENABLE_PIN, 1); in nand_hw_init()
/external/u-boot/board/siemens/smartweb/
Dsmartweb.c42 gpio_request(CONFIG_SYS_NAND_ENABLE_PIN, "nand ena"); in smartweb_request_gpio()
75 at91_set_gpio_output(CONFIG_SYS_NAND_ENABLE_PIN, 1); in smartweb_nand_hw_init()
/external/u-boot/board/siemens/corvus/
Dboard.c40 gpio_request(CONFIG_SYS_NAND_ENABLE_PIN, "nand ena"); in corvus_request_gpio()
90 at91_set_gpio_output(CONFIG_SYS_NAND_ENABLE_PIN, 1); in corvus_nand_hw_init()
/external/u-boot/board/siemens/taurus/
Dtaurus.c42 gpio_request(CONFIG_SYS_NAND_ENABLE_PIN, "nand ena"); in taurus_request_gpio()
77 at91_set_gpio_output(CONFIG_SYS_NAND_ENABLE_PIN, 1); in taurus_nand_hw_init()
/external/u-boot/include/configs/
Dsnapper9g45.h47 #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14 macro
Dusb_a9263.h58 #define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PD(15) macro
Dmeesc.h86 # define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PD(15) macro
Dat91sam9rlek.h61 #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PB6 macro
Dpm9g45.h82 #define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PC(14) macro
Dat91sam9260ek.h99 #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14 macro
Dat91sam9261ek.h70 #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14 macro
Dat91sam9m10g45ek.h63 #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14 macro
Dwb45n.h50 #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD4 macro
Dcorvus.h75 #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14 macro
Dsnapper9260.h47 #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14 macro
Dat91sam9x5ek.h56 #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD4 macro
Dat91sam9n12ek.h60 #define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PD(4) macro
Dethernut5.h74 #define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PC(14) macro
Dtaurus.h81 #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14 macro
Dsmartweb.h87 #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14 macro
/external/u-boot/board/bluewater/gurnard/
Dgurnard.c106 ret = gpio_request(CONFIG_SYS_NAND_ENABLE_PIN, "nand_ce"); in gurnard_nand_hw_init()
109 gpio_direction_output(CONFIG_SYS_NAND_ENABLE_PIN, 1); in gurnard_nand_hw_init()
/external/u-boot/board/atmel/at91sam9260ek/
Dat91sam9260ek.c59 at91_set_gpio_output(CONFIG_SYS_NAND_ENABLE_PIN, 1); in at91sam9260ek_nand_hw_init()
/external/u-boot/board/egnite/ethernut5/
Dethernut5.c122 gpio_direction_output(CONFIG_SYS_NAND_ENABLE_PIN, 1); in ethernut5_nand_hw_init()
/external/u-boot/board/ronetix/pm9g45/
Dpm9g45.c72 gpio_direction_output(CONFIG_SYS_NAND_ENABLE_PIN, 1); in pm9g45_nand_hw_init()

12