| /external/swiftshader/src/Common/ |
| D | CPUID.cpp | 32 bool CPUID::MMX = detectMMX();
33 bool CPUID::CMOV = detectCMOV();
34 bool CPUID::SSE = detectSSE();
35 bool CPUID::SSE2 = detectSSE2();
36 bool CPUID::SSE3 = detectSSE3();
37 bool CPUID::SSSE3 = detectSSSE3();
38 bool CPUID::SSE4_1 = detectSSE4_1();
39 int CPUID::cores = detectCoreCount();
40 int CPUID::affinity = detectAffinity();
42 bool CPUID::enableMMX = true;
[all …]
|
| D | CPUID.hpp | 28 class CPUID class
86 inline bool CPUID::supportsMMX() in supportsMMX()
91 inline bool CPUID::supportsCMOV() in supportsCMOV()
96 inline bool CPUID::supportsMMX2() in supportsMMX2()
101 inline bool CPUID::supportsSSE() in supportsSSE()
106 inline bool CPUID::supportsSSE2() in supportsSSE2()
111 inline bool CPUID::supportsSSE3() in supportsSSE3()
116 inline bool CPUID::supportsSSSE3() in supportsSSSE3()
121 inline bool CPUID::supportsSSE4_1() in supportsSSE4_1()
126 inline int CPUID::coreCount() in coreCount()
[all …]
|
| D | BUILD.gn | 31 "CPUID.cpp",
|
| /external/swiftshader/src/System/ |
| D | CPUID.cpp | 32 bool CPUID::MMX = detectMMX();
33 bool CPUID::CMOV = detectCMOV();
34 bool CPUID::SSE = detectSSE();
35 bool CPUID::SSE2 = detectSSE2();
36 bool CPUID::SSE3 = detectSSE3();
37 bool CPUID::SSSE3 = detectSSSE3();
38 bool CPUID::SSE4_1 = detectSSE4_1();
39 int CPUID::cores = detectCoreCount();
40 int CPUID::affinity = detectAffinity();
42 bool CPUID::enableMMX = true;
[all …]
|
| D | CPUID.hpp | 28 class CPUID class
86 inline bool CPUID::supportsMMX() in supportsMMX()
91 inline bool CPUID::supportsCMOV() in supportsCMOV()
96 inline bool CPUID::supportsMMX2() in supportsMMX2()
101 inline bool CPUID::supportsSSE() in supportsSSE()
106 inline bool CPUID::supportsSSE2() in supportsSSE2()
111 inline bool CPUID::supportsSSE3() in supportsSSE3()
116 inline bool CPUID::supportsSSSE3() in supportsSSSE3()
121 inline bool CPUID::supportsSSE4_1() in supportsSSE4_1()
126 inline int CPUID::coreCount() in coreCount()
[all …]
|
| /external/swiftshader/src/Reactor/ |
| D | CPUID.cpp | 32 bool CPUID::MMX = detectMMX();
33 bool CPUID::CMOV = detectCMOV();
34 bool CPUID::SSE = detectSSE();
35 bool CPUID::SSE2 = detectSSE2();
36 bool CPUID::SSE3 = detectSSE3();
37 bool CPUID::SSSE3 = detectSSSE3();
38 bool CPUID::SSE4_1 = detectSSE4_1();
40 bool CPUID::enableMMX = true;
41 bool CPUID::enableCMOV = true;
42 bool CPUID::enableSSE = true;
[all …]
|
| D | CPUID.hpp | 28 class CPUID class
77 inline bool CPUID::supportsMMX() in supportsMMX()
82 inline bool CPUID::supportsCMOV() in supportsCMOV()
87 inline bool CPUID::supportsMMX2() in supportsMMX2()
92 inline bool CPUID::supportsSSE() in supportsSSE()
97 inline bool CPUID::supportsSSE2() in supportsSSE2()
102 inline bool CPUID::supportsSSE3() in supportsSSE3()
107 inline bool CPUID::supportsSSSE3() in supportsSSSE3()
112 inline bool CPUID::supportsSSE4_1() in supportsSSE4_1()
|
| D | LLVMReactor.cpp | 835 mattrs.push_back(CPUID::supportsMMX() ? "+mmx" : "-mmx"); in Nucleus()
836 mattrs.push_back(CPUID::supportsCMOV() ? "+cmov" : "-cmov"); in Nucleus()
837 mattrs.push_back(CPUID::supportsSSE() ? "+sse" : "-sse"); in Nucleus()
838 mattrs.push_back(CPUID::supportsSSE2() ? "+sse2" : "-sse2"); in Nucleus()
839 mattrs.push_back(CPUID::supportsSSE3() ? "+sse3" : "-sse3"); in Nucleus()
840 mattrs.push_back(CPUID::supportsSSSE3() ? "+ssse3" : "-ssse3"); in Nucleus()
842 mattrs.push_back(CPUID::supportsSSE4_1() ? "+sse41" : "-sse41"); in Nucleus()
844 mattrs.push_back(CPUID::supportsSSE4_1() ? "+sse4.1" : "-sse4.1"); in Nucleus()
3648 if(CPUID::supportsSSE4_1()) in UShort4()
5285 if(CPUID::supportsSSE4_1()) in Int4()
[all …]
|
| D | SubzeroReactor.cpp | 80 class CPUID class
128 const bool CPUID::ARM = CPUID::detectARM();
129 const bool CPUID::SSE4_1 = CPUID::detectSSE4_1();
131 const bool emulateMismatchedBitCast = CPUID::ARM;
254 if(CPUID::ARM) in relocateSymbol()
541 …Flags.setTargetInstructionSet(CPUID::SSE4_1 ? Ice::X86InstructionSet_SSE4_1 : Ice::X86InstructionS… in Nucleus()
2869 if(emulateIntrinsics || CPUID::ARM) in SignMask()
3145 if(emulateIntrinsics || CPUID::ARM) in SignMask()
3774 if(CPUID::SSE4_1) in UShort4()
3781 else if(CPUID::ARM) in UShort4()
[all …]
|
| D | BUILD.gn | 328 "CPUID.cpp",
|
| /external/mesa3d/src/mesa/x86/ |
| D | common_x86_asm.S | 81 CPUID
104 CPUID
117 CPUID
131 CPUID
145 CPUID
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/MC/ |
| D | MCSchedule.cpp | 76 unsigned CPUID = getProcessorID(); in computeInstrLatency() local
78 SchedClass = STI.resolveVariantSchedClass(SchedClass, &Inst, CPUID); in computeInstrLatency()
122 unsigned CPUID = getProcessorID(); in getReciprocalThroughput() local
124 SchedClass = STI.resolveVariantSchedClass(SchedClass, &Inst, CPUID); in getReciprocalThroughput()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/tools/llvm-mca/ |
| D | InstructionInfoView.cpp | 41 unsigned CPUID = SM.getProcessorID(); in printView() local
45 SchedClassID = STI.resolveVariantSchedClass(SchedClassID, &Inst, CPUID); in printView()
|
| D | InstrBuilder.cpp | 329 unsigned CPUID = SM.getProcessorID(); in createInstrDescImpl() local
334 SchedClassID = STI.resolveVariantSchedClass(SchedClassID, &MCI, CPUID); in createInstrDescImpl()
|
| /external/swiftshader/src/ |
| D | Android.mk | 33 Common/CPUID.cpp \
61 Reactor/CPUID.cpp
|
| D | Android.bp | 113 "Common/CPUID.cpp",
|
| /external/swiftshader/src/Device/ |
| D | Renderer.cpp | 621 CPUID::setFlushToZero(true); in threadFunction()
622 CPUID::setDenormalsAreZero(true); in threadFunction()
2408 case -1: threadCount = CPUID::coreCount(); break; in updateConfiguration()
2409 case 0: threadCount = CPUID::processAffinity(); break; in updateConfiguration()
2413 CPUID::setEnableSSE4_1(configuration.enableSSE4_1); in updateConfiguration()
2414 CPUID::setEnableSSSE3(configuration.enableSSSE3); in updateConfiguration()
2415 CPUID::setEnableSSE3(configuration.enableSSE3); in updateConfiguration()
2416 CPUID::setEnableSSE2(configuration.enableSSE2); in updateConfiguration()
2417 CPUID::setEnableSSE(configuration.enableSSE); in updateConfiguration()
|
| D | Surface.cpp | 2651 if(CPUID::supportsSSE()) in memfill4()
3367 if(CPUID::supportsSSE2() && (width % 4) == 0) in resolve()
3661 if(CPUID::supportsSSE2() && (width % 4) == 0) in resolve()
3954 if(CPUID::supportsSSE2() && (width % 2) == 0) in resolve()
4247 if(CPUID::supportsSSE() && (width % 4) == 0) in resolve()
4544 if(CPUID::supportsSSE() && (width % 2) == 0) in resolve()
4841 if(CPUID::supportsSSE()) in resolve()
5138 if(CPUID::supportsSSE2() && (width % 8) == 0) in resolve()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/MC/ |
| D | MCSubtargetInfo.h | 165 unsigned CPUID) const { in resolveVariantSchedClass() argument
|
| /external/swiftshader/src/Renderer/ |
| D | Renderer.cpp | 748 CPUID::setFlushToZero(true); in threadFunction()
749 CPUID::setDenormalsAreZero(true); in threadFunction()
2842 case -1: threadCount = CPUID::coreCount(); break; in updateConfiguration()
2843 case 0: threadCount = CPUID::processAffinity(); break; in updateConfiguration()
2847 CPUID::setEnableSSE4_1(configuration.enableSSE4_1); in updateConfiguration()
2848 CPUID::setEnableSSSE3(configuration.enableSSSE3); in updateConfiguration()
2849 CPUID::setEnableSSE3(configuration.enableSSE3); in updateConfiguration()
2850 CPUID::setEnableSSE2(configuration.enableSSE2); in updateConfiguration()
2851 CPUID::setEnableSSE(configuration.enableSSE); in updateConfiguration()
|
| D | Surface.cpp | 3250 if(CPUID::supportsSSE()) in memfill4()
4039 if(CPUID::supportsSSE2() && (width % 4) == 0) in resolve()
4333 if(CPUID::supportsSSE2() && (width % 4) == 0) in resolve()
4626 if(CPUID::supportsSSE2() && (width % 2) == 0) in resolve()
4919 if(CPUID::supportsSSE() && (width % 4) == 0) in resolve()
5216 if(CPUID::supportsSSE() && (width % 2) == 0) in resolve()
5515 if(CPUID::supportsSSE()) in resolve()
5812 if(CPUID::supportsSSE2() && (width % 8) == 0) in resolve()
|
| /external/libjpeg-turbo/simd/i386/ |
| D | jsimdcpu.asm | 52 jz near .return ; CPUID is not supported
|
| /external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/ |
| D | MipsGenSubtargetInfo.inc | 2438 const MCInst *MI, unsigned CPUID) {
2457 const MCInst *MI, unsigned CPUID) const override {
2458 return Mips_MC::resolveVariantSchedClassImpl(SchedClass, MI, CPUID);
2544 unsigned resolveVariantSchedClassImpl(unsigned SchedClass, const MCInst *MI, unsigned CPUID);
2551 …unsigned resolveVariantSchedClass(unsigned SchedClass, const MCInst *MI, unsigned CPUID) const ove…
2744 ::resolveVariantSchedClass(unsigned SchedClass, const MCInst *MI, unsigned CPUID) const {
2745 return Mips_MC::resolveVariantSchedClassImpl(SchedClass, MI, CPUID);
|
| /external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/X86/ |
| D | X86GenSubtargetInfo.inc | 5377 {DBGFIELD("CPUID") 1, false, false, 67, 1, 53, 1, 0, 0}, // #665
6593 {DBGFIELD("CPUID") 8, false, false, 1065, 11, 29, 1, 0, 0}, // #665
7809 {DBGFIELD("CPUID") 1, false, false, 1, 1, 4, 1, 0, 0}, // #665
9025 {DBGFIELD("CPUID") 8, false, false, 1065, 11, 29, 1, 0, 0}, // #665
10241 {DBGFIELD("CPUID") 1, false, false, 226, 2, 4, 1, 0, 0}, // #665
11457 {DBGFIELD("CPUID") 8, false, false, 1065, 11, 29, 1, 0, 0}, // #665
12673 {DBGFIELD("CPUID") 1, false, false, 3037, 2, 4, 1, 0, 0}, // #665
13889 {DBGFIELD("CPUID") 8, false, false, 1065, 11, 29, 1, 0, 0}, // #665
15105 {DBGFIELD("CPUID") 1, false, false, 0, 0, 4, 1, 0, 0}, // #665
16529 const MCInst *MI, unsigned CPUID) {
[all …]
|
| /external/swiftshader/src/D3D8/ |
| D | Direct3D8.cpp | 579 if(!sw::CPUID::supportsSSE()) in CreateDevice()
|