Home
last modified time | relevance | path

Searched refs:CR_M (Results 1 – 10 of 10) sorted by relevance

/external/u-boot/arch/arm/cpu/armv7/
Dmpu_v7r.c38 reg &= ~CR_M; in disable_mpu()
49 reg |= CR_M; in enable_mpu()
57 return get_cr() & CR_M; in mpu_enabled()
/external/u-boot/arch/arm/lib/
Dcache-cp15.c199 set_cr(reg | CR_M); in mmu_setup()
204 return get_cr() & CR_M; in mmu_enabled()
239 cache_bit |= CR_M; in cache_disable()
243 if (cache_bit == (CR_C | CR_M)) in cache_disable()
/external/u-boot/arch/arm/mach-uniphier/arm32/
Dlowlevel_init.S24 orr r0, r0, #(CR_C | CR_M) @ enable MMU and Dcache
43 bic r0, r0, #(CR_C | CR_M) @ disable MMU and Dcache
75 orr r0, r0, #(CR_C | CR_M) @ MMU and Dcache enable
Dpsci_smp.S16 bic r1, r1, #(CR_C | CR_M) @ Disable MMU and Dcache
/external/u-boot/arch/arm/include/asm/
Dsystem.h13 #define CR_M (1 << 0) /* MMU enable */ macro
289 #define CR_M (1 << 0) /* MMU enable */ macro
/external/u-boot/arch/arm/cpu/armv8/
Dcache_v8.c417 set_sctlr(get_sctlr() | CR_M); in mmu_setup()
465 if (!(get_sctlr() & CR_M)) { in dcache_enable()
484 set_sctlr(sctlr & ~(CR_C|CR_M)); in dcache_disable()
Dcache.S231 movn x1, #(CR_M | CR_C | CR_I)
/external/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
Dcpu.c90 set_sctlr(get_sctlr() | CR_M); in early_mmu_setup()
240 set_sctlr(get_sctlr() | CR_M); in final_mmu_setup()
255 if (get_sctlr() & CR_M) in arch_cpu_init()
/external/u-boot/arch/arm/cpu/armv7/ls102xa/
Dcpu.c199 set_cr(reg | CR_M); in mmu_setup()
/external/u-boot/arch/arm/mach-imx/
Dhab.c614 if (is_soc_type(MXC_SOC_MX6) && get_cr() & CR_M) { in imx_hab_authenticate_image()