/external/icu/icu4c/source/data/locales/ |
D | guz.txt | 109 "Cmn",
|
/external/vixl/test/aarch32/ |
D | test-simulator-cond-rd-operand-const-a32.cc | 116 M(Cmn) \
|
D | test-simulator-cond-rd-operand-const-t32.cc | 116 M(Cmn) \
|
D | test-simulator-cond-rd-operand-rn-t32.cc | 116 M(Cmn) \
|
D | test-simulator-cond-rd-operand-rn-a32.cc | 116 M(Cmn) \
|
D | test-disasm-a32.cc | 2347 TEST_SHIFT_T32(Cmn, "cmn", 0x0000000a) in TEST() 2369 TEST_WIDE_IMMEDIATE(Cmn, "cmn", 0x0000000e); in TEST() 2372 TEST_WIDE_IMMEDIATE_PC(Cmn, "cmn", 0x0000000e); in TEST() 3307 COMPARE_T32(Cmn(eq, r0, r1), in TEST() 3311 COMPARE_T32(Cmn(eq, r0, r8), in TEST()
|
D | test-simulator-cond-rd-operand-rn-shift-amount-1to32-a32.cc | 116 M(Cmn) \
|
D | test-simulator-cond-rd-operand-rn-shift-amount-1to32-t32.cc | 116 M(Cmn) \
|
D | test-simulator-cond-rd-operand-rn-shift-amount-1to31-t32.cc | 116 M(Cmn) \
|
D | test-simulator-cond-rd-operand-rn-shift-amount-1to31-a32.cc | 116 M(Cmn) \
|
D | test-simulator-cond-rd-operand-rn-shift-rs-a32.cc | 116 M(Cmn) \
|
/external/honggfuzz/examples/apache-httpd/corpus_http2/ |
D | 767bcb3205359b4ce48c51c535e47057.00005e4d.honggfuzz.cov | 46 )z�˫�@r�R����м�4���֪��W�tWR"�s��"~��U��-�A�J�t|~ӈ$����'�-�I�v�Cmn��Q0q��ͱ�zp {��b�O�,"…
|
D | b22034c2476e06e725a4d86d451191f2.000097a4.honggfuzz.cov | 223 )z�˫�@r�R����м�4���֪��W�tWR"�s��"~��U��-�A�J�t|~ӈ$����'�-�I�v�Cmn��Q0q��ͱ�zp {��b�O�,"…
|
D | b305fe063c867275cb50e3d9ed6a8876.0000e7ec.honggfuzz.cov | 265 )z�˫�@r�R����м�4���֪��W�tWR"�s��"~��U��-�A�J�t|~ӈ$����'�-�I�v�Cmn��Q0q��ͱ�zp {��b�O�,"…
|
/external/honggfuzz/examples/apache-httpd/corpus_http1/ |
D | 767bcb3205359b4ce48c51c535e47057.00005e4d.honggfuzz.cov | 46 )z�˫�@r�R����м�4���֪��W�tWR"�s��"~��U��-�A�J�t|~ӈ$����'�-�I�v�Cmn��Q0q��ͱ�zp {��b�O�,"…
|
D | b22034c2476e06e725a4d86d451191f2.000097a4.honggfuzz.cov | 223 )z�˫�@r�R����м�4���֪��W�tWR"�s��"~��U��-�A�J�t|~ӈ$����'�-�I�v�Cmn��Q0q��ͱ�zp {��b�O�,"…
|
D | b305fe063c867275cb50e3d9ed6a8876.0000e7ec.honggfuzz.cov | 265 )z�˫�@r�R����м�4���֪��W�tWR"�s��"~��U��-�A�J�t|~ӈ$����'�-�I�v�Cmn��Q0q��ͱ�zp {��b�O�,"…
|
/external/v8/src/regexp/arm64/ |
D | regexp-macro-assembler-arm64.cc | 299 __ Cmn(capture_length, current_input_offset()); in CheckNotBackReferenceIgnoreCase() local 460 __ Cmn(capture_length, current_input_offset()); in CheckNotBackReference() local
|
/external/v8/src/compiler/arm64/ |
D | code-generator-arm64.cc | 1283 __ Cmn(i.InputOrZeroRegister64(0), i.InputOperand2_64(1)); in AssembleArchInstruction() local 1286 __ Cmn(i.InputOrZeroRegister32(0), i.InputOperand2_32(1)); in AssembleArchInstruction() local 1404 __ Cmn(i.OutputRegister32(), 1); in AssembleArchInstruction() local 1415 __ Cmn(i.OutputRegister32(), 1); in AssembleArchInstruction() local
|
/external/swiftshader/third_party/subzero/src/ |
D | IceInstARM32.h | 389 Cmn, enumerator 1066 using InstARM32Cmn = InstARM32CmpLike<InstARM32::Cmn>;
|
D | IceInstARM32.cpp | 3537 template class InstARM32CmpLike<InstARM32::Cmn>;
|
/external/v8/src/arm64/ |
D | macro-assembler-arm64-inl.h | 157 void TurboAssembler::Cmn(const Register& rn, const Operand& operand) { in Cmn() function
|
D | macro-assembler-arm64.h | 925 inline void Cmn(const Register& rn, const Operand& operand);
|
/external/vixl/src/aarch64/ |
D | macro-assembler-aarch64.cc | 1446 void MacroAssembler::Cmn(const Register& rn, const Operand& operand) { in Cmn() function in vixl::aarch64::MacroAssembler
|
/external/vixl/test/aarch64/ |
D | test-disasm-aarch64.cc | 3341 COMPARE_MACRO(Cmn(w0, -1), "cmp w0, #0x1 (1)"); in TEST() 3342 COMPARE_MACRO(Cmn(x1, -1), "cmp x1, #0x1 (1)"); in TEST() 3343 COMPARE_MACRO(Cmn(w2, -4095), "cmp w2, #0xfff (4095)"); in TEST() 3344 COMPARE_MACRO(Cmn(x3, -4095), "cmp x3, #0xfff (4095)"); in TEST()
|